posted by system || 10008 views || tracked by 19 users: [display]

NOCS 2010 : International Symposium on Networks-on-Chips

FacebookTwitterLinkedInGoogle


Conference Series : Networks-on-Chips
 
Link: http://www.minatec.org/nocs2010/index.htm
 
When May 3, 2010 - May 6, 2010
Where Grenoble, France
Abstract Registration Due Dec 11, 2009
Submission Deadline Dec 18, 2009
Notification Due Feb 12, 2010
Final Version Due Mar 12, 2010
Categories    computer architecture   design automation
 

Call For Papers

NOCS is the premier event dedicated to interdisciplinary research on on-chip communication technology, architecture, design methods and applications, bringing together scientists and engineers working on NoC innovations from inter-related research communities, including computer architecture, networking, circuits and systems, embedded systems, and design automation.
Original papers describing new and previously unpublished results are solicited on all aspects of NoC technology. Topics of interest include:

• NoC architecture (topology, routing, arbitration...)
• Novel interconnect links/switches/routers
• Signaling and circuit design for NoC links
• Power and energy issues
• Timing, synchronous/asynchronous communication
• NoC reliability issues
• NoC services (quality of service, security…)
• Methodologies, tools, design flows and development environments for NoCs
• Modeling, simulation, and synthesis of NoCs
• Verification, debug & test of NoCs
• Floorplan-aware NoC architecture optimization
• Physical design of interconnect and NoCs
• 3D stacked, optical & RF on-chip/inpackage interconnects
• Emerging technologies for NoCs (CNFET, Nanowires)
• O/S and programming model support for NoCs
• Mapping of applications onto NoCs
• NoC support for CMP and MPSoCs
• NoCs for FPGAs and structured ASICs
• IP protocol support (AXI, OCP…) and interoperability support
• Metrics and benchmarks for NoCs
• Multi/many-core workload characterization & evaluation
• NoC design case studies

Electronic paper submission requires a full paper, up to 10 double-column IEEE format pages, including figures and references. Papers will be evaluated by the program committee in a blind review process based on scientific merit, innovation, relevance, and presentation. Proposals for tutorials, special sessions, and panels are also invited.

Important Dates
• Abstract registration deadline December 11, 2009 (hard deadline)
• Full paper submission deadline December 18, 2009 (hard deadline)
• Proposals for tutorials, special sessions, and panels December 18, 2009
• Notification of acceptance February 12, 2010
• Final version due March 12, 2010
• Symposium May 3-6, 2010

Related Resources

IJCNN 2023   International Joint Conference on Neural Networks
SBAC-PAD 2022   The 34th IEEE International Symposium on Computer Architecture and High Performance Computing
NOCS 2022   16th IEEE/ACM International Symposium on Networks-on-Chip
OpenSuCo @ ISC HPC 2017   2017 International Workshop on Open Source Supercomputing
ISCS 2022   International Symposium on Chips and Semiconductors
IJCSA 2022   International Journal on Computational Science & Applications
ICAISC 2023   International Conference on Artificial Intelligence and Soft Computing
HPCA 2023   High-Performance Computer Architecture
ISCS 2022   International Symposium on Chips and Semiconductors
Smart Cities 2022   Smart Cities: Enabling Technologies and Applications