NOCS: Networks-on-Chips

FacebookTwitterLinkedInGoogle

 

Past:   Proceedings on DBLP

Future:  Post a CFP for 2017 or later   |   Invite the Organizers Email

 
 

All CFPs on WikiCFP

Event When Where Deadline
NOCS 2016 10th International Symposium on Networks-on-Chip (NOCS 2016)
Aug 31, 2016 - Sep 2, 2016 Nara, Japan Feb 12, 2016 (Feb 5, 2016)
NOCS 2014 International Symposium on Networks-on-Chip
Sep 17, 2014 - Sep 19, 2014 Ferrara, Italia Mar 2, 2014 (Feb 23, 2014)
NOCS 2013 7th ACM/IEEE International Symposium on Networks-on-Chip
Apr 21, 2013 - Apr 24, 2013 Tempe, Arizona Dec 7, 2012 (Dec 4, 2012)
NOCS 2012 Sixth ACM/IEEE International Symposium on Networks-on-Chip
May 9, 2012 - May 11, 2012 Copenhagen, Denmark Dec 9, 2011 (Dec 2, 2011)
NOCS 2011 International Symposium on Networks-on-Chip
May 1, 2011 - May 4, 2011 Pittsburgh, Pennsylvania, USA Dec 17, 2010 (Dec 10, 2010)
NOCS 2010 International Symposium on Networks-on-Chips
May 3, 2010 - May 6, 2010 Grenoble, France Dec 18, 2009 (Dec 11, 2009)
NOCS 2009 International Symposium on Networks-on-Chips
May 10, 2009 - May 13, 2009 La Jolla, CA, USA Jan 30, 2009 (Jan 23, 2009)
 
 

Present CFP : 2016

The International Symposium on Networks-on-Chip (NOCS) is the premier event dedicated to interdisciplinary research on on-chip, chip-scale, and multichip package scale communication technology, architecture, design methods, applications and systems. NOCS brings together scientists and engineers working on NoC innovations and applications from inter-related research communities, including computer architecture, networking, circuits and systems, packaging, embedded systems, and design automation. Topics of interest include, but are not limited to:

NoC Architecture and Design
Network architecture (topology, routing, arbitration)
NoC Quality of Service
Timing, synchronous/asynchronous communication
Network interface issues
NoC design methodologies and tools
Mapping of applications onto NoCs
Signaling and circuit design for NoC links
NoC at the Un-Core and System-level
Design of memory subsystem (un-core) including memory controllers, caches, cache coherence protocols, and NoCs
NoC support for memory and cache access
OS support for NoCs
Programming models including shared memory, message passing, and novel models
Issues related to large-scale systems (datacenters, supercomputers) with NoC-based systems as building blocks
Novel NoC Technologies
New physical interconnect technologies, e.g., carbon nanotubes, wireless NoCs, through-silicon, etc
NoCs for 3D and 2.5D packages
Package-specific NoC design
Optical, RF, and emerging technologies for on-chip/in-package interconnects
NoC Application
NoC case studies
Application-specific NoC designs
NoC designs for heterogeneous many-core systems, fused CPU-GPU architectures, FPGA-based systems, etc
NoC Analysis, Verification, and Modeling
Modeling, simulation, and synthesis of NoCs
Verification, debug, and test of NoCs
Metrics and benchmarks for NoCs
Scalable modeling of NoCs
NoC Optimization
For power/energy efficiency
For thermal efficiency and darksilicon
For dependable architectures
For communication efficient algorithms
Submission Rules

Electronic paper submission requires a full paper, up to 8 double-column IEEE format pages, including figures and references. The program committee in a double-blind review process will evaluate papers based on scientific merit, innovation, relevance, and presentation. Submitted papers must describe original work that has not been published before or is under review by another conference or journal at the same time. Each submission will be checked for any significant similarity to previously published works or for simultaneous submission to other archival venues, and such papers will be rejected. Please see the paper submission instructions for details.

Proposals for special sessions, panels, tutorials, and demos are also invited. Please see the paper submission instructions for special session, panel, tutorial, and demo proposals for details.

Important Dates

Abstract registration deadline February 5, 2016
Full paper submission deadline February 12, 2016
Notification of acceptance April 8, 2016
Final version due May 18, 2016
 

Related Resources

HPC 2017   High Performance Computing Symposium
IJCNN 2017   International Joint Conference on Neural Networks
CiVEJ 2016   Civil Engineering and Urban Planning: An International Journal
ICAISC 2017   International Conference on Artificial Intelligence and Soft Computing
IJCCSA 2016   International Journal on Cloud Computing: Services and Architecture
IEEE MCSoC 2016   IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip
WACEBI 2016   2016 Workshop on Accelerator-Enabled Algorithms and Applications in Bioinformatics
RNMDA 2017   Special Issue on “Resilient Networks : Modeling, Design, and Applications”, Digital Communications and Networks, Elsevier
ICGCE 2017   2017 4th International Conference on Geological and Civil Engineering (ICGCE 2017)
ISNN 2017   Fourteenth International Symposium on Neural Networks