posted by user: vates || 1437 views || tracked by 3 users: [display]

HLDVT 2010 : IEEE International High Level Design Validation and Test Workshop

FacebookTwitterLinkedInGoogle


Conference Series : High Level Design Validation and Test
 
Link: http://www.hldvt.com/10/
 
When Jun 10, 2010 - Jun 12, 2010
Where Anaheim, USA
Submission Deadline Mar 7, 2010
Notification Due Apr 6, 2010
Final Version Due Apr 19, 2010
 

Call For Papers

IEEE International High Level Design Validation and Test Workshop aims to stimulate research in test and validation methodologies for ICs and systems specified using high level descriptions, where high level refers to register-transfer, behavioral, and system level. The goal of the workshop is to provide an informal forum, bringing together designers and test and verification researchers working in validating, debugging, synthesizing, and testing designs specified using high level descriptions, in an effort to address high level design, validation, and test issues concurrently.

Related Resources

HLDVT 2017   19th IEEE International High-Level Design Validation and Test Workshop 2017
ASYNC 2018   24st IEEE International Symposium on Asynchronous Circuits and Systems
VST 2018   2nd International Workshop on Validation, Analysis and Evolution of Software Tests
PAPP@SAC 2018   Practical Aspects of High-Level Parallel Programming, track of the 33st ACM/SIGAPP Symposium On Applied Computing
DATE 2017   Design, Automation, and Test in Europe
ICST 2017   IEEE International Conference on Software Testing, Verification and Validation (ICST) 2017
HPDC 2018   The 27th International ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC'18)
ICST 2018   The 11th IEEE International Conference on Software Testing, Verification, and Validation (ICST 2018)
ISC HPC 2018   ISC High Performance 2018
OSDI 2018   13th USENIX Symposium on Operating Systems Design and Implementation