posted by user: prad || 5585 views || tracked by 42 users: [display]

MICRO 2019 : 52nd IEEE/ACM International Symposium on Microarchitecture

FacebookTwitterLinkedInGoogle


Conference Series : International Symposium on Microarchitecture
 
Link: https://www.microarch.org/micro52/
 
When Oct 12, 2019 - Oct 16, 2019
Where Columbus, Ohio, USA
Abstract Registration Due Mar 29, 2019
Submission Deadline Apr 5, 2019
Notification Due Jul 27, 2019
 

Call For Papers

The International Symposium on Microarchitecture (MICRO) is the premier forum for the presentation and discussion of new ideas in microarchitecture, compilers, hardware/software interfaces, and design of advanced computing and communication systems. The goal of MICRO is to bring together researchers in the fields of microarchitecture, compilers, and systems for technical exchange. The MICRO community has enjoyed having close interaction between academic researchers and industrial designers—we aim to continue and strengthen this longstanding tradition at the 52nd MICRO in Columbus, Ohio.

We invite original paper submissions related to (but not limited to) the following topics:

Architectures for emerging application domains such as deep learning, machine learning, relational computation, neuromorphic, quantum, etc.
Accelerator designs and heterogeneous architectures including system-on-chip architectures, application specific fixed function, programmable, reconfigurable, near-data and in-memory accelerators, etc.
Architectural support for security, side-channel attacks and mitigation, privacy preserving computation, IoT/Cloud/Cyber-Physical-System security, security primitives, trusted execution environments, etc.
Architecture, microarchitecture and/or compiler optimizations for graphics processor units (GPUs) or other programmable accelerators
Microarchitecture and compiler techniques for optimizing the memory hierarchy, analysis of new memory hierarchies, emerging architectures based on new memory technologies
Hardware, software, and hybrid techniques for improving system performance, energy-efficiency, security, cost, complexity, programmer productivity, predictability, quality of service, reliability, dependability, scalability, etc.
Architectures for instruction-level, thread-level, and memory-level parallelism: superscalar, VLIW, data-parallel, multithreaded, multicore, many-core, etc.
Processor, memory, interconnect, and storage architectures
Compiler and microarchitectural techniques for parallelism (ILP, TLP, MLP)
Microarchitecture techniques to better support system software, programming languages, programmability, and compilation
Advanced software/hardware speculation and prediction schemes
Microarchitecture modeling and simulation methodology
Low-power, high-performance, and cost/complexity-efficient architectures
Architectures for emerging embedded platforms, including smartphones, automotive, server/cloud, etc.
Architecture and/or compiler optimizations for embedded processors, DSPs, ASIPs (network processors, multimedia, wireless, etc.)
Insightful experimental and comparative evaluation and analysis of existing microarchitectures, hardware/software mechanisms and workloads

Submissions should follow the guidelines and formatting rules specified on the conference website. Papers that violate these guidelines and rules may be returned to author(s) without review.

Related Resources

MICRO 2020   International Symposium on Microarchitecture
COMMAG-FT-NanoNetworks 2021   IEEE Communications Magazine Feature Topic: Nano-Networking for Nano-, Micro-, and Macro-Scale Applications
ICQNM 2020   The Fourteenth International Conference on Quantum, Nano/Bio, and Micro Technologies
CENICS 2020   The Thirteenth International Conference on Advances in Circuits, Electronics and Micro-electronics
CAS 2020   43rd International Semiconductor Conference
MART 2020   CALL FOR TASK PARTICIPATION: MART (Micro Activity Retrieval Task) at NTCIR-15 (June 30th deadline)
COOL Chips 23   IEEE Symposium on Low-Power and High-Speed Chips and Systems
DTS 2020   2nd IEEE International Conference on Design & Test of integrated micro & nano-Systems