posted by user: jbakos || 1668 views || tracked by 1 users: [display]

H2RC 2018 : 4th Workshop on Heterogeneous High-performance Reconfigurable Computing


When Nov 11, 2018 - Nov 11, 2018
Where Dallas, TX
Submission Deadline Aug 15, 2018
Notification Due Sep 18, 2018
Final Version Due Oct 15, 2018
Categories    FPGA   HPC   supercomputing   parallel computing

Call For Papers

** Call for Papers **
Fourth International Workshop on
Heterogeneous High-performance Reconfigurable Computing (H^2RC)
Held in conjunction with Supercomputing 2018
Sunday Morning, November 11, 2018
Dallas, TX
Submission Deadline:
August 15, 2018 (1 to 4 page extended abstracts)
As conventional von-Neumann architectures are suffering from rising
power densities, we are facing an era with power, energy efficiency, and
cooling as first-class constraints for scalable HPC. FPGAs can tailor
the hardware to the application, avoiding overheads and achieving higher
hardware efficiency than general-purpose architectures. Leading FPGA
manufacturers have recently made a concerted effort to provide a range
of higher-level, easier to use high-level programming models for FPGAs.

Such initiatives are already stimulating new interest within the HPC
community around the potential advantages of FPGAs over other
architectures. With this in mind, this workshop, now its fourth year,
brings together HPC and heterogeneous-computing researchers to
demonstrate and share experiences on how newly-available high-level
programming models, including OpenCL, are already empowering HPC
software developers to directly leverage FPGAs, and to identify future
opportunities and needs for research in this area.
Submissions are solicited that explore the state of the art in the use
of FPGAs in heterogeneous high-performance compute architectures and, at
a system level, in data centers and supercomputers. FPGAs may be
considered from either or both the distributed, parallel and composable
fabric of compute elements or from their dynamic reconfigurability. We
particularly encourage submissions which focus on the mapping of
algorithms and applications to heterogeneous FPGA-based systems as well
as the overall impact of such architectures on the compute capacity,
cost, power efficiency, and overall computational capabilities of data
centers and supercomputers. A non-comprehensive list of potential
topics of interest is given below:

1. FPGAs in the cloud and data center
2. Cloud and data center applications
3. Leveraging reconfigurability
4. Benchmarks
5. Implementation studies
6. Programming languages, tools, and frameworks
7. Future-gazing
8. Community building
Special theme for 2018
For this year's workshop we especially encourage the submission of
papers on the topic of FPGA-based support for non-volatile memory and
near-memory computing.

Non-volatile memory (NVM) technologies such as Flash and Phase-Change
memory potentially facilitate shared storage in the microsecond regime.
In emerging systems, NVM may serve as a new level of memory hierarchy or
as a networked resource. To this end, early work in developing both
system-level interfaces to NVM (such as NVMe) and network-level
interfaces to NVM (such as RDMA over Converged Ethernet 2) rely heavily
on FPGAs as low-latency intermediaries.
Prospective authors are invited to submit relevant contributions as an
extended abstract in ACM SIG Proceedings format of up to four pages.

You can submit your contribution(s) through a link on the H2RC website:

The authors of accepted papers will be invited to present their work at the workshop.
Important dates:
Submission Deadline: August 15, 2018
Acceptance Notification: September 18, 2018
Camera-ready Manuscripts Due: October 15, 2018
Workshop Date: November 11, 2018
Workshop Format:
H2RC is a half-day Sunday workshop. It will be comprised of:
-- Keynote and invited talks
-- Talks selected among paper submissions
Organizing Committee:
Michaela Blott, Xilinx
Franck Cappello, Argonne National Lab
Torsten Hoefler, ETH Zurich
Jason D. Bakos, University of South Carolina
Technical Program Committee:
Rizwan Ashraf, Oak Ridge National Laboratory
Paul Chow, University of Toronto
Hans Eberle, NVIDIA
Ken Eguro, Microsoft Research
Xin Fang, Northeastern University
Alan George, University of Pittsburgh
Christoph Hagleitner, IBM
Andreas Koch, TU Darmstadt
Miriam Leeser, Northeastern University
Chistian Plessl, University of Paderborn
Viktor Prasanna, University of Southern California
Marco Santambrogio, Politecnico Di Milano
Yaman Umuroglu, Xilinx Research

Related Resources

HIPEAC 2022   HiPEAC 2022 : 17th International Conference on High-Performance Embedded Architectures and Compilers
MLHMI--Ei Compendex and Scopus 2022   2022 3rd International Conference on Machine Learning and Human-Computer Interaction (MLHMI 2022)--Ei Compendex, Scopus
OpenSuCo @ ISC HPC 2017   2017 International Workshop on Open Source Supercomputing
ICDM 2021   21st IEEE International Conference on Data Mining
ECOJ 2021   Ecology: An International Journal
SBAC-PAD 2021   IEEE International Symposium on Computer Architecture and High Performance Computing
PARMA-DITAM 2021   PARMA-DITAM: 12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures & 10th Workshop on Design Tools and Architectures for Multi-Core
HPCA 2022   IEEE International Symposium on High-Performance Computer Architecture
FTXS 2021   Fault Tolerance for HPC at eXtreme Scales (FTXS) Workshop