posted by system || 9706 views || tracked by 18 users: [display]

CHES 2010 : Workshop on Cryptographic Hardware and Embedded Systems

FacebookTwitterLinkedInGoogle


Conference Series : Cryptographic Hardware and Embedded Systems
 
Link: http://www.chesworkshop.org/ches2010/
 
When Aug 18, 2010 - Aug 20, 2010
Where Santa Barbara, California, USA
Submission Deadline Mar 1, 2010
Notification Due Apr 30, 2010
Final Version Due May 26, 2010
Categories    security   embedded systems
 

Call For Papers

The focus of this workshop is on all aspects of cryptographic hardware and security in embedded systems. The workshop is a forum for new results from the research community as well as from the industry and other interested parties. Of special interest are contributions that describe new methods for secure and efficient hardware implementations, and high-speed or leak-resistant software for embedded systems, e.g. smart cards, microprocessors, DSPs, etc. The workshop aims to bridge the gap between the cryptography research community and the application areas of cryptography. All submitted papers will be reviewed. During the last years, the number of participants of CHES has grown to more than 300, with attendees coming from industry, academia, and government organizations. CHES 2010 will be co-located with the 30th Annual International Cryptology Conference, CRYPTO 2010, in Santa Barbara, California, USA. This will provide unique interaction opportunities for the communities of both conferences. The topics of CHES 2010 include but are not limited to:
Cryptographic implementations

* Hardware architectures for public-key and secret-key cryptographic algorithms
* Cryptographic processors and co-processors
* Hardware accelerators for security protocols (security processors, network processors, etc.)
* True and pseudorandom number generators
* Physically unclonable functions (PUFs)
* Efficient software implementations of cryptography for embedded processors


Attacks against implementations and countermeasures against these attacks

* Side channel attacks and countermeasures
* Fault attacks and countermeasures
* Hardware tamper resistance
* Hardware trojans


Tools and methodologies

* Computer aided cryptographic engineering
* Verification methods and tools for secure design
* Metrics for the security of embedded systems
* Secure programming techniques


Applications

* Cryptography in wireless applications (mobile phone, WLANs, analysis of standards, etc.)
* Cryptography for pervasive computing (RFID, sensor networks, smart devices, etc.)
* FPGA design security
* Hardware IP protection and anti-counterfeiting
* Reconfigurable hardware for cryptography
* Smart card processors, systems and applications
* Security in commercial consumer applications (pay-TV, automotive, domotics, etc.)
* Secure storage devices (memories, disks, etc.)
* Technologies and hardware for content protection
* Trusted computing platforms


Interactions between cryptographic theory and implementation issues

* New and emerging cryptographic algorithms and protocols targeting embedded devices
* Non-classical cryptographic technologies
* Special-purpose hardware for cryptanalysis
* Formal methods for secure hardware

Instructions for CHES Authors

Authors are invited to submit original papers via electronic submission. Details of the electronic submission procedure will be posted on the CHES webpage when the system is activated, a month before the submission deadline. The submission must be anonymous, with no author names, affiliations, acknowledgements, or obvious references. It should begin with a title, a short abstract, and a list of keywords. The paper should be at most 12 pages (excluding the bibliography and clearly marked appendices), and at most 15 pages in total, using at least 11-point font and reasonable margins. Submissions not meeting these guidelines risk rejection without consideration of their merits. All submissions will be blind-refereed.

Policy against double submission

Only original research contributions will be considered. Submissions that substantially duplicate work that any of the authors have published elsewhere, or have submitted in parallel to any other conferences or workshops that have proceedings, will be instantly rejected. The IACR Policy on Irregular Submissions will be strictly enforced.
Important Dates

All deadlines end on 23:59 Pacific Daylight Time (PDT) also called UTC-7 (e.g. San Francisco) on the given date.
Submission deadline: Monday, March 1st, 2010
Acceptance notification: Friday, April 30th, 2010
Final version due: Wednesday, May 26th, 2010.
Workshop presentations: Wednesday - Friday, August 18th - 20th, 2010.
Mailing List

If you want to receive subsequent Call for Papers and registration information, please send a brief mail to mailinglist@chesworkshop.org. Your details will only be used for sending CHES related information.
Program Committee

Lejla Batina, Radboud University Nijmegen, The Netherlands and Katholieke Universiteit Leuven, Belgium
Daniel J. Bernstein, University of Illinois, Chicago, USA
Guido Bertoni, STMicroelectronics, Italy
Jean-Luc Beuchat, University of Tsukuba, Japan
Christophe Clavier, Université de Limoges, France
Jean-Sébastien Coron, University of Luxembourg, Luxembourg
Josep Domingo-Ferrer, Universitat Rovira i Virgili, Catalonia
Hermann Drexler, Giesecke & Devrient, Germany
Viktor Fischer, Université de Saint-Étienne, France
Wieland Fischer, Infineon Technologies, Germany
Pierre-Alain Fouque, ENS, France
Kris Gaj, George Mason University, USA
Louis Goubin, Université de Versailles, France
Aline Gouget, Gemalto, France
Johann Großschädl, University of Luxembourg, Luxembourg
Jorge Guajardo, Philips Research, The Netherlands
Kouichi Itoh, Fujitsu Laboratories, Japan
Marc Joye, Thomson R&D, France
Çetin Kaya Koç, University of California Santa Barbara, USA
François Koeune, UC Louvain, Belgium
Soonhak Kwon, Sungkyunkwan University, South Korea
Kerstin Lemke-Rust, University of Applied Sciences Bonn-Rhein-Sieg, Germany
Marco Macchetti, Nagracard SA, Switzerland
Mitsuru Matsui, Mitsubishi Electric, Japan
Máire O'Neill (nee McLoone), Queens University Belfast,UK
Michael Neve, Intel, USA
Elisabeth Oswald, University of Bristol, UK
Christof Paar, Ruhr-Universität Bochum, Germany
Eric Peeters, Texas Instruments, Germany
Axel Poschmann, NTU, Singapore
Emmanuel Prouff, Oberthur Technologies, France
Pankaj Rohatgi, IBM Watson Research Center, USA
Akashi Satoh, Research Center for Information Security, Japan
Erkay Savas, Sabanci University, Turkey
Patrick Schaumont, Virginia Tech, USA
Werner Schindler, BSI, Germany
Sergei Skorobogatov, University of Cambridge, UK
Tsuyoshi Takagi, Future University-Hakodate, Japan
Stefan Tillich, Graz University of Technology, Austria
Mathias Wagner, NXP Semiconductors, Germany
Colin Walter, Royal Holloway, University of London, UK

Related Resources

ITCE 2019   The International Conference on Innovative Trends in Computer Engineering
ETRIJ Cyber Security & AI 2019   ETRI Journal Special issue on Cyber Security and AI
ALCHEMY 2019   Architecture, Languages, Compilation and Hardware support for EMerging and Heterogeneous sYstems
ACISP 2019   The 24th Australasian Conference on Information Security and Privacy
RecSys 2019   13th ACM Conference on Recommender Systems
ACNS 2019   International Conference on Applied Cryptography and Network Security
CSITS 2018   International Workshop on Cyber Security for Intelligent Transportation Systems
IJCSA 2018   International Journal on Computational Science & Applications
EUROCRYPT 2019   Theory and Application of Cryptographic Techniques
IoTBDS 2019   3rd International Conference on Internet of Things, Big Data and Security