posted by organizer: lcudenne || 188 views || tracked by 1 users: [display]

ALCHEMY 2018 : Architecture, Languages, Compilation and Hardware support for Emerging ManYcore systems

FacebookTwitterLinkedInGoogle

Link: https://sites.google.com/site/alchemyworkshop/
 
When Jun 11, 2018 - Jun 13, 2018
Where Wuxi, China
Submission Deadline Jan 31, 2018
Categories    manycore   parallel computing   parallel architecture   compilation
 

Call For Papers

Call for Paper

6th ALCHEMY Track, as part of ICCS 2018

Architecture, Languages, Compilation and
Hardware support for Emerging ManYcore systems

https://sites.google.com/site/alchemyworkshop/

Important Dates:
Submission deadline: 31 January, 2018
Venue: 11-13th June, 2018, Wuxi, China


The future aims toward increasing parallelism and heterogeneity of
systems to tackle the so-called power-wall while permitting a roadmap
of increased performance. Several challenges rise for programming such
systems. The ALCHEMY workshop goal is to show some of these relevant
challenges and finding ways to tackle them, while permitting programmers
to focus on important part of application designs and letting compilers
or runtime optimization do most of the work toward good performance.

The ALCHEMY workshop is the Many-core track of ICCS. It is also a good
place of exchange between the traditional HPC domain of research and
all the emerging HPES (High Performance Embedded Systems) domain, since
the programming issues are mostly the same, with a relatively high
cost of communication and the difficulty to program hundreds of cores
often under performance and power usage constraints.

Original high quality submission are encouraged on all topics related to
many-core programming issues including (but not limited to):

* High-level Programming
* Programming models and languages for many-cores
* Compilers for programming languages
* Runtime generation for parallel programming on manycores
* Handling heterogeneity in many-cores

* Operational research and optimizations
* Application, runtime, system and hardware sizing
* Task scheduling
* Task placement, application mapping

* System and runtime
* New operating systems, dedicated OS
* Dedicated runtimes for manycores
* Shared memory, data consistency models and protocols

* Hardware architecture
* Architecture support for massive parallelism management
* Enhanced communications

* Security
* Accelerators for security
* Crypto systems for manycores

* In-situ systems and user experimentations
* User feedback on existing manycore architectures
* Many-core integration within HPC systems (micro-servers)
* Coping with heterogeneity


All accepted papers will be included in the Springer Lecture Notes in
Computer Science (LNCS) series and indexed by Scopus, EI Engineering Index,
Thomson Reuters Conference Proceedings Citation Index
(included in ISI Web of Science), and several other indexing services.


General Chair
Loïc CUDENNEC, CEA, LIST, France
Stéphane LOUISE, CEA, LIST, France

Program Chair and Program Committee
TBA

Related Resources

HPDC 2018   The 27th International ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC'18)
ASPLOS 2018   23rd International Conference on Architectural Support for Programming Languages and Operating Systems
Euro-Par 2018   European Conference on Parallel Processing
LCTES 2018   Languages, Compilers, and Tools for Embedded Systems
HPDC 2018   The 27th International ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC'18)
IEEE TC Special Section on NVM 2018   IEEE Transactions on Computers Special Section on Emerging Non-volatile Memory Technologies: from Devices to Architectures and Systems
APDCM 2018   20th Workshop on Advances in Parallel and Distributed Computational Models
IJITMC 2018   The International Journal of Information Technology, Modeling and Computing
CODES+ISSS 2018   International Conference on Hardware/Software Codesign and System Synthesis
IEEE TCSI-NVM 2018   IEEE Transactions on Computers Special Section on Emerging Non-volatile Memory Technologies: from Devices to Architectures and Systems