posted by organizer: dpatti || 400 views || tracked by 2 users: [display]

NoCArc 2017 : NoCArc 2017 - 10th International Workshop on Network on Chip Architectures

FacebookTwitterLinkedInGoogle

Link: http://nocarc.org/
 
When Oct 14, 2017 - Oct 15, 2017
Where Boston
Abstract Registration Due Jul 25, 2017
Submission Deadline Aug 1, 2017
Notification Due Sep 1, 2017
Final Version Due Sep 8, 2017
Categories    embedded systems   noc   power   simulation
 

Call For Papers

*********************************************************************
NoCArc 2017

http://www.nocarc.org

10th International Workshop on Network on Chip Architectures

October 14-15, 2017 - Boston, USA
(To be held in conjunction with IEEE/ACM MICRO-50)
**********************************************************************


G E N E R A L I N F O R M A T I O N

Current multicore architectures formed by tens of processing cores
will be soon replaced by the next generation of manycore architectures
with hundreds of cores. In fact, the International Technology Roadmap
for Semiconductors foresees that the number of Processing Elements
(PEs) that will be integrated into a System-on-Chip (SoC) will be in
the order of thousand within the 2020. As the number of communicating
elements increases, there is a need for an efficient, scalable and
reliable communication infrastructure. As technology geometries shrink
to the deep submicron regime, however, the communication delay and
power consumption of global interconnections become the major
bottleneck. The Network-on-Chip (NoC) design paradigm, based on a
modular packet-switched mechanism, can address many of the on-chip
communication issues such as performance limitations of long
interconnects, and integration of large number of PEs on a chip.

The goal of NoCArc workshop is to provide a forum for researchers to
present and discuss innovative ideas and solutions related to design
and implementation of multi-core systems on chip. The workshop will
focus on issues related to design, analysis and testing of on-chip
networks.

A R E A S O F I N T E R E S T

The workshop will focus on issues related to design, analysis and
testing of on-chip networks. The topics of specific interest for the
workshop include, but are not limited to:

NoC Architecture and Implementation
* Topologies, routing, flow control
* Managing QoS
* Timing, synchronous/asynchronous communication
* Reliability issues
* Design methodologies and tools
* Signaling & circuit design for NoC links
* NoC Analysis and Verification

Power, energy and thermal issues
* Benchmarking and experience with NoC-based systems
* Modeling, simulation, and synthesis
* Verification, debug and test
* Metrics and benchmarks
* NoC Application

Mapping of applications onto NoCs
* NoC case studies, application-specific NoC design
* NoCs for FPGAs, structured ASICs, CMPs and MPSoCs
* NoC designs for heterogeneous systems
* On-Chip Communication Optimization

Communication efficient algorithms
* Multi/many-core communication workload characterization and
evaluation
* Energy efficient NoCs and energy minimization
* NoC at System-level

Design of memory subsystem
* NoC support for memory and cache access
* OS support for NoCs
* Programming models including shared memory, message passing and
novel programming models
* Issues related to large-scale systems (datacenters, supercomputers)
with NoC-based systems as building blocks

Emerging NoC Technologies
* Wireless, Optical, and RF
* NoCs for 3D and 2.5D packages

Besides regular papers, papers describing work in progress or
incomplete but sound new innovative ideas related to the workshop
theme are also encouraged.


S U B M I S S I O N

Both research and application-oriented papers are welcome. All papers
should be submitted electronically by EasyChair. Papers must be in PDF
format and should include title, authors and affiliation, e-mail
address of the contact author. Additional information at:

http://www.nocarc.org

I M P O R T A N T D A T E S

* Abstract submission deadline: July 25, 2017
* Paper submission deadline: August 1, 2017
* Acceptance notification: September 1, 2017
* Camera-ready version due: September 8, 2017


O R G A N I Z E R S

STEERING COMMITTEE

* Maurizio Palesi, Univ. of Catania, Italy
* Masoud Daneshtalab, Univ. of Turku, Finland and KTH, Sweden
* Xiaohang Wang, South China University of Technology, China

GENERAL CHAIRS

* Davide Patti, Univ. of Catania, Italy

TPC CHAIRS
* Masoumeh Ebrahimi, Univ. of Turku, Finland
* Thomas Hollstein, Tallinn University of Technology

Related Resources

ICSTE 2017   2017 9th International Conference on Software Technology and Engineering (ICSTE 2017)--EI Compendex, Scopus
PDP 2018   The 26th Euromicro International Conference on Parallel, Distributed and Network-Based Processing
ICPES--IEEE 2017   2017 the 7th International Conference on Power and Energy Systems (ICPES 2017)
ACM JETC Emerging NoCs 2017   ACM JETC Special Issue on Emerging Networks-on-Chip: Designs, Technologies, and Applications
AITIJ 2017   Advances in Interconnect Technologies: An International Journal
PACT 2017   International Conference on Parallel Architectures and Compilation Techniques
EWSN 2018   Intl Conf on Embedded Wireless Systems and Networks
ICCNS - Ei 2017   ACM--2017 the 7th International Conference on Communication and Network Security (ICCNS 2017)--SCOPUS, Ei Compendex
Ei ICESEE 2017   2017 International Conference on Energy Science and Electrical Engineering
IEEE MCSOC 2017   IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip