posted by user: massimot || 2581 views || tracked by 4 users: [display]

APPM 2017 : Advancements in Parallel Programming Models and Frameworks for the Multi-/Many-core Era


When Jul 17, 2017 - Jul 21, 2017
Where Genoa, Italy
Submission Deadline Apr 1, 2017
Notification Due Apr 20, 2017
Categories    computer science   parallel programming   mult/many core

Call For Papers

APPMM 2017: a HPCS 2017 International Workshop
Advancements in Parallel Programming Models and Frameworks for the
Multi-/Many-core Era
Date: 17-21, July 2017
Location: Genova, Italy
Submission link:
Workshop web page:
HPCS web page:

* Call for Papers
With Chip Multi-Processor (CMP) systems, performance increase on the microprocessor side will continue according to Moore's Law, at least in the near future. Accordingly, next-generation CMPs will be featured by a large amount of integrated cores, up to some thousands in the near future. However, the already existing performance limitations due to slow memory access and cache coherence overhead are expected to get worse with such highly parallel CMPs, and they will make it hard for users to fully exploit the theoretically available performance. This challenging problem gets further complicated by the hybrid and hierarchical design of compute clusters and high-end supercomputers, as well as the use of accelerator components (GPGPUs by AMD and NVIDIA, Intel Xeon Phi, Intel SCC, integrated GPUs etc.).

Therefore, to lower the programming burden revolutionary high-level programming models to express parallel programs on next-generation CMPs are expected to become more prevalent in years to come.

* Topics of interest include, but are not limited to, the following:
- High-level parallel programming approaches
- Parallel patterns for massively parallel CMPs
- Run-time supports for hybrid platforms
- Tools for performance and cache behavior analysis
- Performance modeling and profiling tools
- Software engineering, code optimization, and code generation strategies for parallel systems with multi-core processors
- Parallelization on HPC platforms; eg., platforms with hierarchical communication layout, multi-/many-core platforms, NUMA architectures, or accelerator components (Intel Xeon Phi, NVIDIA and AMD GPU, Tilera, FPGA, integrated GPUs such as AMD APUs or Intel Haswell/Ivy Bridge)

* Submission Instructions
You are invited to submit original and unpublished research works on above and other topics related to Many-core computing, modeling and algorithms. Submitted papers must not have been published or simultaneously submitted elsewhere. For Regular papers, please submit a PDF copy of your full manuscript, not to exceed 8 double-column formatted pages per template, and include up to 6 keywords and an abstract of no more than 400 words. Additional pages will be charged additional fee. Submission should include a cover page with authors' names, affiliation addresses, fax numbers, phone numbers, and all authors email addresses. Please, indicate clearly the corresponding author(s) although all authors are equally responsible for the manuscript. Short papers (up to 4 pages), poster papers and posters (please refer to for posters submission details) will also be considered. Please specify the type of submission you have. Please include page numbers on all preliminary submissions to make it easier for reviewers to provide helpful comments.

Submit a PDF copy of your full manuscript to the workshop paper submission site at Acknowledgement will be sent within 48 hours of submission.

Only PDF files will be accepted, uploaded to the submission link above. Each paper will receive a minimum of three reviews. Papers will be selected based on their originality, relevance, significance, technical clarity and presentation, language, and references. Submission implies the willingness of at least one of the authors to register and present the paper, if accepted. At least one of the authors of each accepted paper will have to register and attend the HPCS 2017 conference to present the paper at the workshop.

* Important Dates
April 1, 2017 Paper submission deadline
April 20, 2017 Paper acceptance notifications
May 3, 2017 Camera-ready due
July 17-21, 2017 Workshop day

* Workshop Co-Chairs
- Gabriele Mencagli, University of Pisa, Italy
- Massimo Torquati, University of Pisa, Italy

Related Resources

IPDPS 2021   35th IEEE International Parallel & Distributed Processing Symposium
AIP Journal - Indexed in Scopus 2021   Journal of Social and Business Informatics - Acta Informatica Pragensia
PARMA-DITAM 2021   PARMA-DITAM: 12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures & 10th Workshop on Design Tools and Architectures for Multi-Core
IWoSR 2021   2021 International Workshop on Service Robotics (IWoSR 2021)
IWOMP 2021   17th International Workshop on OpenMP
EI-CFAIS 2021   2021 International Conference on Frontiers of Artificial Intelligence and Statistics (CFAIS 2021)
ARCS 2021   34th GI/ITG International Conference on Architecture of Computing Systems
IJBISS 2021   International Journal of Business Information Systems Strategies
ESOP 2021   30th European Symposium on Programming
DFM 2021   International Workshop on Data Flow Models for Extreme-Scale Computing