posted by user: ARESxLAB || 1373 views || tracked by 4 users: [display]

ATS 2017 : Asian Test Symposium

FacebookTwitterLinkedInGoogle


Conference Series : Asian Test Symposium
 
Link: http://ares.ee.ncu.edu.tw/ats17/index.php?op=overview
 
When Nov 27, 2017 - Nov 30, 2017
Where Taipei, Taiwan
Submission Deadline Jun 9, 2017
Notification Due Jul 31, 2017
Categories    testing   VLSI
 

Call For Papers

=========================================================
The 26th IEEE Asian Test Symposium (ATS’17)
Palais de Chine Hotel, Taipei, Taiwan
Nov. 27-30, 2017
http://ares.ee.ncu.edu.tw/ats17/index.php
=========================================================

Overview:
The Asian Test Symposium (ATS) provides an open forum for researchers and industrial practitioners from all countries of the world, especially from Asia, to exchange innovative ideas on system, board, and device testing with design, manufacturing and field consideration in mind.


Scope:
• Analog/Mixed-Signal Test
• Automatic Test Generation
• Board Test and Diagnosis
• Boundary Scan Test
• Built-In Self-Test (BIST)
• Defect-Based Test
• Delay and Performance Test
• Dependability and Functional Safety
• Design for Test (DFT)
• Diagnosis and Silicon Debug
• Economic of Test
• Failure Analysis
• Fault Modeling and Simulation
• Fault Tolerance
• GPU Test
• High-Speed I/O Test
• Low-Power IC Test
• Memory Test and Repair
• MEMS Test
• Multi-/Many-core Processor Test
• Nanotechnology Test
• On-line Test
• Power/Thermal/Reliability Issues in Test
• Reconfigurable System Test
• Reliability
• RF Test
• Hardware-oriented Security and Trust
• Self-Repair
• Sensor Test
• SiP, Stacked, 3D IC Test
• SoC Test
• Standards in Test
• Statistical Learning in Test
• Test Compression
• Test Quality
• Test Synthesis
• Validation and Verification
• Yield Analysis and Enhancement


Regular Sessions:
The ATS'17 Program Committee invites orignal, unpublished paper submissions on the above topics. Paper submissions should be complete manuscripts, not exceeding six pages (including figures, tables, and bibliography) in a standard IEEE two-column format. The submission will be considered evidence that upon acceptance the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The registration of at least one author is required for publication.


Key Dates:
Submission deadline: June 9, 2017(extended)
Notification of acceptance: July 31, 2017
Camera ready manuscript: August 31, 2017

http://ares.ee.ncu.edu.tw/ats17/index.php?op=overview

Related Resources

CGDEIJ 2017   Computer Game Development and Education: An International Journal
ACML 2017   The 9th Asian Conference on Machine Learning
VLSIA 2017   3rd International Conference on VLSI and Applications
DATE 2017   Design, Automation, and Test in Europe
NMOCT 2017   3rd International Conference on Networks, Mobile Communications and Telematics (NMOCT-2017)
CSET 2017   10th USENIX Workshop on Cyber Security Experimentation and Test
AI 2017   3rd International Conference on Artificial Intelligence and Applications
HLDVT 2017   19th IEEE International High-Level Design Validation and Test Workshop 2017
IJSEA 2017   International Journal of Software Engineering & Applications
ACIIDS 2018   10th Asian Conference on Intelligent Information and Database Systems