posted by user: sharshera || 1787 views || tracked by 3 users: [display]

HPPAC 2017 : The 13th Workshop on High-Performance, Power-Aware Computing in conjunction with IPDPS 2017


When May 29, 2017 - May 29, 2017
Where Orlando, FL
Abstract Registration Due Jan 22, 2017
Submission Deadline Jan 29, 2017
Notification Due Feb 22, 2017
Final Version Due Mar 7, 2017
Categories    high performance computing   power aware computing

Call For Papers


Important dates
Paper Submission: January 29th
Paper Notification: February 22nd
Final Paper Due: March 7th

Full papers (10 pages max):
Deadline: Jan. 22nd
Automatic Extension: Jan. 29th
Author notification: Feb. 22nd
Camera-ready copy: March 7th

Short papers (4 pages max):
Deadline: Jan. 29th
Automatic Extension: Feb. 5th
Author notification: Feb. 22nd
Camera-ready copy: March 7th

All dates are AOE ("Anywhere on earth").

Program co-chairs: Shuaiwen Leon Song, Pacific Northwest National Lab
Richard Vuduc, Georgia Tech
Publicity Chair: Shirley Moore, Oak Ridge National Laboratory

Proceedings Chair: Joseph Manzano, Pacific Northwest National Lab
To be held on Monday, May 29, in conjunction with IPDPS 2017.
Power and energy are now recognized as first-order constraints in high-performance
computing. Optimizing performance under power and energy bounds requires coordination across not only the software stack (compilers, operating and runtime systems, job schedulers) but also coordination with cooling systems and outwards to electrical suppliers. As we continue to move towards exascale and extreme scale computing, understanding how power translates to performance becomes an increasingly critical problem.
The purpose of this workshop is to provide a forum where cutting-edge research in the above topic can be shared with others in the community. We welcome submissions addressing power aware computing issues. All papers will be subject to single-blind peer review, and the quality of standard papers is expected to be high.
Topics of particular interest include (but are not limited to):
* Performance optimization under node, job, cluster and site power bounds
* Power/performance tradeoffs across accelerators, processors and DRAM
* Cooling/performance tradeoffs
* Translating budgetary bounds into power and energy bounds.
* Power-efficient system design, from computer center to silicon
* Effects of compiler optimizations on application power and energy efficiency
* Power- and energy-aware job schedulers, runtime systems and operating systems
* Models of power and performance, from processors and components to computer centers
* Evaluations of hardware power and energy controls
* Applications specific power and energy optimization

Submission Guidelines
Papers should not exceed ten single-spaced pages (including figures, tables and references) using 12-point font on 8.5x11-inch pages. Submissions will be judged on correctness, originality, technical strength, significance, presentation quality, and relevance. Submitted papers should not have appeared in or be under consideration for another venue. A full peer review process will be followed with each paper being reviewed by at least three members of the program committee.

Related Resources

ParCo 2019   Parallel Computing Conference
PASC 2019   Platform for Advanced Scientific Computing
HPCC 2019   The 21st IEEE International Conference on High Performance Computing and Communications
IEEE/ACM SC 2019   IEEE/ACM International Conference on High Performance Computing, Networking, Storage and Analysis
BICAS 2019   Biologically Inspired Parallel and Distributed Computing, Algorithms and Solutions 2019
HPCCT--Ei Compendex and Scopus 2019   2019 3rd High Performance Computing and Cluster Technologies Conference (HPCCT 2019)--Ei Compendex and Scopus
HiPC 2019   26th IEEE International Conference on High Performance Computing, Data, and Analytics
HPBD&IS 2019   2019 International Conference on High Performance Big Data and Intelligent Systems (HPBD&IS 2019)
IWOMP 2019   The 15th International Workshop on OpenMP
HiPEAC 2020   15th International Conference on High Performance Embedded Architectures and Compilers