posted by organizer: szuckerman || 505 views || tracked by 4 users: [display]

DFM 2016 : International Workshop on Data Flow Models for Extreme Scale Computing

FacebookTwitterLinkedInGoogle

Link: https://www.cs.ucy.ac.cy/dfmworkshop/
 
When Sep 11, 2016 - Sep 11, 2016
Where Haifa, Israel
Submission Deadline Jul 24, 2016
Notification Due Aug 10, 2016
Final Version Due Nov 11, 2016
Categories    high performance computing   power and energy efficiency   computer architecture   compilers & runtimes
 

Call For Papers

Sixth International Workshop on Data Flow Models for Extreme-Scale Computing (DFM 2016)
September 15, Haifa, Israel
www.cs.ucy.ac.CY/dfmworkshop/

CALL FOR PAPERS:
The International workshop on "Data-Flow Models (DFM) for extreme scale computing" was held in six consecutive years in conjunction with the PACT conference. The purpose of DFM continues being to bring together those researchers interested in novel computational models based on Data-Flow principles of execution. The switch to multi-core systems has raised concurrency to the level of a major issue if we are to use the increasing number of cores in a chip.
In the past five decades, sequential computing dominated the computer architecture landscape because designers were successful at building faster and faster computers by solely relying on improvements on fabrication technologies and architectural/organization optimizations. The most severe limitation of the sequential model, namely its inability to tolerate long memory latencies has slowed down the performance gains. This phenomenon is the ubiquitous Memory Wall. While various mechanisms have been implemented to overcome the wall (such as extremely efficient hardware prefetch support for example), they only add to another wall that hampers highly efficient execution of programs and modern chip design: the Power Wall. Power considerations and heat dissipation issues have forced manufacturers to switch to multiple cores per chip and thus move into the concurrency era.
New concurrent models/paradigms are needed in order to fully utilize the potential of multi-core chips. The data-flow model is a formal model that can handle concurrency and tolerate memory and synchronization latencies. Data-Flow inspired systems could also be simpler and more power efficient than conventional systems.
Recent work has shown that the data-flow principles can be used to develop systems that can outperform systems based on conventional techniques. Thus, it is time to revisit data-driven computation and bring it to the multi-core and extreme scale computing.
DFM 2016 solicits novel papers that include but are not limited to:
- Novel Data-Flow inspired Execution models and architectures
- Functional and Single assignment based Languages.
- Strict and non-strict execution models.
- Compilers and tools for Data-Flow/Data-Driven systems.
- Hybrid Data-driven/Control-driven systems.
- Position Papers on the Future of Data-Flow in the Multi-core era and beyond.
- All accepted papers will appear in the Computer Society Digital Library

IMPORTANT DATES
Submission date: July 24, 2016
Authors notification: August 10, 2016

SUBMISSION INFORMATION
DFM 2015 will accept both Full (8 pages) and Short papers (4 pages). Papers should be prepared using the IEEE Proceedings format; Short Papers could be submitted in the form of extended abstracts. All accepted papers will appear in the Computer Society Digital Library. Submission site https://easychair.org/conferences/?conf=dfm2015

PROGRAM COMMITTEE
Stéphane Zuckerman Co-chair, Univ. of Delaware
Skevos Evripidou Co-chair, University of Cyprus
Guang Gao, University of Delaware
Jean-Luc Gaudiot, University of California at Irvine
Vivek Sarkar, Rice University
Ian Watson, University of Manchester
Kei Hiraki, University of Tokyo
David Abramson, Monash University
Costas Kyriacou, Frederic University
Pedro Trancoso, University of Cyprus
Kyriacos Stavrou, Intel Labs Barcelona, SP
John Feo, Pacific Northwest National Laboratory
Bob Iannucci, CMU, Silicon Valley, USA
Wallid Najjar, University of California, Riverside
Wolfgang Karl, Karlsruhe Institute of Technology
Mark Oskin, University of Washington
Andrew Sohn, NJIT, USA
Reiner Hartenstein, TU Kaiserslautern
Kemal Ebcioğlu, ,Global Supercomputing Corp.Sienna
Kevin Hammond, University of St Andrews
Roberto Giorgi, University of Sienna
Robert Clay, Sandia National Labs
Sven-Bodo Scholz, Heriot-Watt University
Krisha Kavi, Univerity Of North Texas
Yong Meng Teo, National Univ. of Singapore


STEERING COMMITTEE

Skevos Evripidou, University of Cyprus
Guang Gao, University of Delaware
Jean-Luc Gaudiot, University of California at Irvine
Ian Watson, University of Manchester
Kei Hiraki, University of Tokyo

PUBLICITY CHAIR
Giorgos Matheou, University of Cyprus

PROCEEDINGS CHAIR
Costas Kyriacou, Frederic University Cyprus

Related Resources

HPC 2017   High Performance Computing Symposium
MLDM 2017   Machine Learning and Data Mining in Pattern Recognition
ADEIJ 2016   Advances in Engineering: an International Journal
DSAA 2017   The 4th IEEE International Conference on Data Science and Advanced Analytics 2017
ISC HPC 2017   ISC High Performance 2017
IEEE-ICCCBDA 2017   2nd International Conference on Cloud Computing and Big Data Analysis ICCCBDA -IEEE,Ei Compendex
WACEBI 2016   2016 Workshop on Accelerator-Enabled Algorithms and Applications in Bioinformatics
ICCCBDA 2017   2nd IEEE International Conference on Cloud Computing and Big Data Analysis -Ei Compendex
IEEE-ICDDM 2017   IEEE--2017 6th International Workshops on Database and Data Mining (ICDDM 2017)--Ei Compendex
CSEIJ 2016   Computer Science & Engineering: An International Journal