posted by user: Antonyt80 || 8294 views || tracked by 9 users: [display]

IA^3 2016 : Sixth Workshop on Irregular Applications: Architecture and Algorithms

FacebookTwitterLinkedInGoogle

Link: http://hpc.pnl.gov/IA3
 
When Nov 13, 2016 - Nov 13, 2015
Where Salt Lake City
Abstract Registration Due Aug 23, 2016
Submission Deadline Aug 29, 2016
Notification Due Oct 3, 2016
Final Version Due Oct 10, 2016
Categories    computer science   computer architecture   irregular applications   algorithms
 

Call For Papers

Call for Papers

Irregular applications occur in many subject matters. While inherently parallel, they exhibit highly variable execution performance at a local level due to unpredictable memory access patterns and/or network transfers, divergent control structures, and data imbalances. Moreover, they often require fine-grain synchronization and communication on large-data structures such as graphs, trees, unstructured grids, tables, sparse matrices, deep nets, and their combinations (such as, for example, attributed graphs). They have a significant degree of latent parallelism, which however is difficult to exploit due to their complex behavior. Current high performance architectures rely on data locality and regular computation to reduce access latencies, and often do not cope well with the requirements of these applications. Furthermore, irregular applications are difficult to scale on current supercomputing machines, due to their limits in fine-grained synchronization and small data transfers.

Irregular applications pertain both to well established and emerging fields, such as machine learning, social network analysis, bioinformatics, semantic graph databases, Computer Aided Design (CAD), and computer security. Many of these application areas also process massive sets of unstructured data, which keep growing exponentially. Addressing the issues of irregular applications on current and future architectures will become critical to solve the challenges in science and data analysis of the next few years.

This workshop seeks to explore solutions for supporting efficient execution of irregular applications in the form of new features at the level of the micro- and system-architecture, network, languages and libraries, runtimes, compilers, analysis, algorithms. Topics of interest, of both theoretical and practical significance, include but are not limited to:

* Micro- and System-architectures, including multi- and many-core designs, heterogeneous processors, accelerators (GPUs, vector processors, Automata processor), reconfigurable (coarse grained reconfigurable and FPGA designs) and custom processors
* Network architectures and interconnect (including high-radix networks, optical interconnects)
* Novel memory architectures and designs (including processors-in memory)
* Impact of new computing paradigms on irregular workloads (including neuromorphic processors and quantum computing)
* Modeling, simulation and evaluation of novel architectures with irregular workloads
* Innovative algorithmic techniques
* Combinatorial algorithms (graph algorithms, sparse linear algebra, etc.)
* Impact of irregularity on machine learning approaches
* Parallelization techniques and data structures for irregular workloads
* Data structures combining regular and irregular computations (e.g., attributed graphs)
* Approaches for managing massive unstructured datasets (including streaming data)
* Languages and programming models for irregular workloads
* Library and runtime support for irregular workloads
* Compiler and analysis techniques for irregular workloads
* High performance data analytics applications, including graph databases

Besides regular papers, papers describing work-in-progress or incomplete but sound, innovative ideas related to the workshop theme are also encouraged. We solicit both 8-page regular papers and 4-page position papers. Authors of exciting but not mature enough regular papers may be offered the option of a short 4-page paper and related short presentation.

Important Dates - EXTENDED

Abstract submission: 7 September 2016 23:59 PST
Position or full paper submission: 7 September 2016 23:59 PST
Notification of acceptance: 3 October 2016
Camera-ready position and full papers: 10 October 2016
Workshop: 13 November 2016


Submissions

Submission site: https://easychair.org/conferences/?conf=ia32016

All submissions should be in double-column, single-spaced letter format, using 9-point size fonts, with at least one-inch margins on each side.

The proceedings of the workshop will be published in cooperation with ACM SIGHPC.

Submitted manuscripts may not exceed eight pages in length for regular papers and four pages for position papers including figures, tables and references.

For any question, please contact the organizers at antonino.tumeo@pnnl.gov, john.feo@pnnl.gov, and ovilla@nvidia.com.

Related Resources

ICML 2017   34rd International Conference on Machine Learning
STACS 2017   34th International Symposium on Theoretical Aspects of Computer Science
S.ARCH 2017   The 4th International Conference on Architecture
IJE 2016   International Journal of Education
IEEE ICECCT 2017   2017 IEEE International Conference on Electrical, Computer and Communication Technologies
PDAA 2016   PDAA 2016: The 8th International Workshop on Parallel and Distributed Algorithms and Applications
ADMA 2016   Advanced Data Mining and Applications
SODA 2017   Symposium on Discrete Algorithms
iThings 2016   The 9th IEEE International Conference on Internet of Things
ISAAC 2016   International Symposium on Algorithms and Computation