posted by organizer: theenaid || 1031 views || tracked by 1 users: [display]

IXPUG-ISC 2016 : IXPUG ISC16 Workshop Application Performance on Intel Xeon Phi – Being Prepared for KNL and Beyond

FacebookTwitterLinkedInGoogle

Link: https://www.ixpug.org/events/ixpug-isc-2016
 
When Jun 23, 2016 - Jun 23, 2016
Where Frankfurt (Main), Germany
Abstract Registration Due Apr 15, 2016
Submission Deadline Apr 22, 2016
Notification Due May 27, 2016
Final Version Due Jun 30, 2016
Categories    computer science   HPC   many-core computing   intel xeon phi
 

Call For Papers

Many-core and multicore processor technologies have put more demand on memory and interconnects. These processor technologies also require a more detailed understanding of the interaction between the memory, interconnect and SIMD units for users to design optimal algorithms at scale on a node, as well as at scale on a system level.

The IXPUG workshop is about sharing ideas, implementations, and experiences that will help users take advantage of new technologies such as AVX512 operations, high-bandwidth memory (HBM) and OmniPath. These architectural advances in Vectorization, Memory, and Communications on the Intel Xeon Phi platform will help boost adoption of many-core architecture in HPC as well as other computational spaces.

In the workshop you will experience an open forum with fellow application programmers, Intel Phi architecture designers, and compiler and tool experts.

In addition to the technical paper presentations, the program will include a morning keynote on Intel microprocessors and an afternoon presentation on memory performance, and will conclude with a panel discussion.

IXPUG welcomes paper submissions on innovative work from KNC and KNL users in academia, industry and government labs, describing original discoveries and experiences that will promote and prescribe efficient use of many-core and multicore systems.

Topics of interest are (but not limited to):
- Vectorization: Data layout in cache for efficient SIMD operations, SIMD directives and operations, and 2-core tiling with 2D interconnected mesh
- Memory: Data layout in memory for efficient access (data preconditioning), access latency concerns (prefetch, streams, costs for HBM), partitioning of DDR and HBM for applications (memory policies)
- Communication, including early experiences with OmniPath
- Thread and Process Management: Process and thread affinity issues, SMT (simultaneous multi-threading, in core), balancing processes and threads
- Programming Modells: OpenMP 4.x, hStreams, using MPI 3 on Xeon Phi, hybrid programming (MPI/OpenMP, others)
- Algorithms and Methods: , including scalable and vectorizable algorithms
- Software Environments and Tools
- Benchmarking & Profiling Tools
- Visualization

Paper Format: Papers will be published through the Springer Publishing, using their template (see Information for Authors below). It will also provide consistency for the reviewers in layout, page limit and font size.

PDF files only from LaTeX or MS Word docs.
Page limits: minimum 6, maximum 10 pages excluding reference list and acknowledgement.
Submission URL: https://easychair.org/conferences/?conf=ixpugisc16

Information for Authors: see https://www.ixpug.org/events/ixpug-isc-2016

Related Resources

IXPUG-ISC 2016   IXPUG-ISC16 Workshop Application Performance on Intel Xeon Phi – Being Prepared for KNL and Beyond
ICML 2017   34th International Conference on Machine Learning
HPC 2017   High Performance Computing Symposium
ISC HPC 2017   ISC High Performance 2017
ICCV 2017   International Conference on Computer Vision
ISC 2016   ISC High Performance 2016
ISMIS 2017   23rd International Symposium on Methodologies for Intelligent Systems
HPDC 2017   The 26th International ACM Symposium on High-Performance Parallel and Distributed Computing
ICONIP 2017   International Conference on Neural Information Processing
ParCo 2017   Parallel Computing Conference