posted by user: r_alimadadi || 962 views || tracked by 7 users: [display]

CODES+ISSS 2016 : International Conference on Hardware/Software Codesign and System Synthesis


When Oct 2, 2016 - Oct 7, 2016
Where Pittsburgh, USA
Abstract Registration Due Apr 1, 2016
Submission Deadline Apr 8, 2016
Notification Due May 20, 2016
Final Version Due Jul 1, 2016

Call For Papers

The International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) is the premier event in system-level design, modeling, analysis, and implementation of modern embedded and cyberphysical systems, from system-level specification and optimization down to system synthesis of multi-processor hardware/software implementations. The conference is a forum bringing together academic research and industrial practice for all aspects related to system-level and hardware/software co-design. CODES+ISSS 2016 is part of the Embedded Systems Week (ESWeek) 2016.

CODES+ISSS invites contributions on specification, modelling, design, analysis, and implementation of embedded and cyber-physical systems. The following relevant areas are representative but not exhaustive. We welcome submissions on novel solutions, new challenges, and emerging technologies in all these areas:
Track 1) System-level design - Specification, modelling, refinement, system synthesis, partitioning, hardwaresoftware co-design, design space exploration, hybrid system modelling and design, and model-based design.
Track 2) Domain and application-specific design - Analysis, design, and optimization techniques for multimedia, medical, automotive, cyber-physical, and other specialized application domains.
Track 3) Embedded software - Language and library support, compilers, runtimes, parallelization, software verification, memory management, virtual machines, operating systems, real-time support, and middleware.
Track 4) Embedded systems architecture - Architecture and micro-architecture design, exploration and optimization including application-specific processors, reconfigurable architectures, storage, memory and communication systems, and networks-on-chip.
Track 5) Large-scale system architecture - Many-cores, heterogeneous systems, data centers, cloud computing, networked and distributed systems, sensor networks, and design for adaptivity and reconfigurability.
Track 6) Simulation, validation and verification - Hardware/software co-simulation, verification and validation methodologies, formal verification, hardwareaccelerated simulation, simulation and verification languages, models and benchmarks.
Track 7) Power-aware systems - Power- and energyaware system design and methodologies ranging from low-power embedded and cyber-physical systems to energy-efficient large scale systems such as Green IT and Smart Grid.
Track 8) Security and reliability - Cross-layer reliability, resilience and fault tolerance, test methodology, design for testability, hardware and software security, and cyber-physical system security.
Track 9) Industrial practices and case studies - Practical impact on current and/or future industries, application of state-of-the-art methodologies and tools in various application areas including wireless, networking, multimedia, automotive, cyber-physical, medical systems, etc.

Related Resources

DAFx 2017   20th International Conference on Digital Audio Effects (DAFx 17)
IUI 2018   The 23rd ACM International Conference on Intelligent User Interfaces
LOPSTR 2017   27th International Symposium on Logic-Based Program Synthesis and Transformation
Social Information Systems @ HICSS-51   Social Information Systems Minitrack - Hawaii International Conference on System Sciences (HICSS-51)
ICTS 2017   The 11th International Conference on Information & Communication Technology and System
ICSRS - Ei 2017   2017 2nd International Conference on System Reliability and Science (ICSRS 2017)--IEEE, Ei Compendex and Scopus
STV 2017   11th Workshop on System Testing and Validation
ICMCE--ACM 2017   ACM--2017 6th International Conference on Mechatronics and Control Engineering (ICMCE 2017)--Ei Compendex, ISI Web of Science and Scopus
ParaFPGA 2017   Parallel Computing with FPGAs
LABELS 2017   Large-scale Annotation of Biomedical data and Expert Label Synthesis