posted by organizer: atasu || 1053 views || tracked by 5 users: [display]

WRC 2016 : 10th HiPEAC Workshop on Reconfigurable Computing


When Jan 19, 2016 - Jan 19, 2016
Where Prague, Czech Republic
Submission Deadline Nov 13, 2015
Notification Due Dec 18, 2015
Final Version Due Jan 8, 2016
Categories    reconfigurable computing   fpgas   hardware architecture   high performance computing

Call For Papers

Call for Papers: WRC'2016
10th HiPEAC Workshop on Reconfigurable Computing
January 19, 2016, Prague, Czech Republic


The HiPEAC Workshop on Reconfigurable Computing (WRC)
provides a forum for researchers active in domains within
the reconfigurable computing area. Its main focus is on
reconfigurable architectures, tools and algorithms that
facilitate reconfigurable systems and applications tailored
for reconfigurable platforms. The WRC’2016 forum intends to
provide a substantially different event from the well-known
conferences and workshops related to reconfigurable computing,
by focusing on an informal way to discuss challenges, new
ideas, future trends, and work in progress. For the second
time, the Hot Topic of WRC is High Performance Reconfigurable
Computing. We encourage submissions in the following areas:

- High Performance Reconfigurable Computing: languages
and compilation, tools and design flows, adaptability,
virtualization, reliability, and communication.

- Reconfigurable Architectures: novel reconfigurable
fabrics, memory design, low power design, adaptive
architectures, networks on chip, fault tolerance.

- Reconfigurable Tools and Technologies: system-level
design, HW/SW co-design, partitioning, mapping,
modeling, cost and power optimization, dynamic
reconfiguration, verification, testing, benchmarking.

- Reconfigurable Applications and Algorithms: scientific
computing, adaptive computing, bio-inspired computing,
domain-specific computing, multimedia, bioinformatics,
signal processing, rapid prototyping, low-latency.

- Big Data Architectures: Scalable reconfigurable
architectures for graph, text, and multimedia data
mining, machine learning, and deep neural networks.

- System Security: cryptographic hardware architectures,
security processors, countermeasures against
side-channel attacks, and secure cloud computing.

Selected papers will be invited for publication in a
special issue of the Springer’s Journal of Signal
Processing Systems (JSPS), dedicated to WRC’2016.


Important Dates

- Submission Deadline: November 13, 2015
- Notification E-mails: December 18, 2015
- Camera-Ready Version: January, 8, 2016


Quick Links

- Workshop:
- Submissions:
- HiPEAC 2016:


Guidelines for Submissions:

WRC’2016 will accept 8-page full papers and 4-page
short papers. Submissions to WRC’2016 must use the
double-column IEEE conference proceedings format.
An online submission page will be available on the
WRC’2016 website, which will include detailed
submission guidelines and formatting templates.


Workshop Organization

General Co-Chair
Juergen Becker, KIT, Germany

General Co-Chair
João M. P. Cardoso, University of Porto, Portugal

Program Co-Chair
Kubilay Atasu, IBM Research - Zurich, Switzerland

Program Co-Chair
Steven Derrien, IRISA/INRIA, University of Rennes 1, France

Web Chair
João Bispo, University of Porto, Portugal

Related Resources

HPC 2017   High Performance Computing Symposium
HPDC 2017   The 26th International ACM Symposium on High-Performance Parallel and Distributed Computing
HiPEAC 2016   11th International Conference on High-Performance Embedded Architectures and Compilers
HiPEAC 2017   International Conference on High-Performance Embedded Architectures and Compilers
ISC HPC 2017   ISC High Performance 2017
ParCo 2017   Parallel Computing Conference
WACEBI 2016   2016 Workshop on Accelerator-Enabled Algorithms and Applications in Bioinformatics
UbiComp 2017   2017 ACM International Joint Conference on Pervasive and Ubiquitous Computing
ARC 2017   13th International Symposium on Applied Reconfigurable Computing
IEEE Transactions Computers /Emerg. Top. 2016   IEEE Transactions Special Issue on Innovation in Reconfigurable Computing Fabrics: from Devices to Architectures