posted by user: petcu || 2835 views || tracked by 6 users: [display]

HPC-E5 2015 : Workshop on Extreme Data Parallel Processing, Exascale Systems Engineering and Energy Efficiency

FacebookTwitterLinkedInGoogle

Link: http://host.hpc.uvt.ro/follow-up/hpc-e5/
 
When Sep 23, 2015 - Sep 24, 2015
Where Timisoara
Submission Deadline Jun 30, 2015
Notification Due Jul 31, 2015
Final Version Due Sep 1, 2015
Categories    high performance computing   parallel computing   big data   energy efficiency
 

Call For Papers

======================================================
HPC-E5

Workshop on Extreme Data Parallel Processing,
Exascale Systems Engineering and Energy Efficiency

in conjunction with SYNASC 2015
jointly organized with COST Action NESUS

23-24 September 2015

======================================================

Aim
---
The purpose of this workshop is to present and discuss the state-of-the-art
in implementing the exascale system concept, and in particular in what concerns
the engineering of such systems, the energy-aware algorithms and programming,
as well as the capabilities enhancements for processing extreme data.
Furthermore, during the workshop the participants will have the opportunity
to discuss and share the latest research in parallel and distributed
high performance computing systems applied to scientific problems
on modern computing platforms, including multicore and manycore architectures,
GPGPUs, and clusters.

Topics:
--------
Specific topics for this workshop include, but are not limited to, the following:
* Fault-tolerant MPI and checkpointing
* APIs for auto-tuning performance or energy
* Metrics, analysis techniques and models for exascale systems
* Non-conventional parallel programming
* Inspection of data locality at exascale level
* On-the-fly data analysis, data mining
* Hardware resilient exascale storage
* Big Data and HPC integrated software stack
* Problem-solving environments for large data
* Scalable scheduling enhancement with execution environment and data provisioning integration
* Multi-criteria adaptive algorithms for heterogeneity- memory- and locality-awareness
* Energy/power-aware implementations/algorithms
* Energy/power-aware job dispatch tools.
* Power-efficient numerical libraries
* Benchmarks and mini-apps for new parallel programming models/languages
* Runtime support for communication optimization: data-locality management, caching, and pre-fetching
* Management and monitoring of runtime systems in dynamic environments.
* APIs for auto-tuning performance or energy
* Performance tools using programming model abstractions
* Specific languages / language extensions or development frameworks for exascale programming
* Interactive Data Exploration
* Multicore/manycore architectures and GPU support for applications

Workshop Chairs:
---------------
Dana Petcu – West University of Timisoara, Romania
Jesus Carretero – University Carlos III of Madrid, Spain
Ralf-Peter Mundani – Technische Universität München, Germany

Programme Committee:
--------------------
Stergios Anastasiadis, University of Ioannina, Greece
Nick Brown, EPCC, UK
Francisco De Sande, University de La Laguna, Spain
Anne C. Elster, Norwegian University of Science and Technology, Norway
Jérôme Frisch, RWTH Aachen, Germany
Helen Karatza, Aristotle University of Thessaloniki, Greece
Christos Kartsaklis, OAK Ridge National Laboratory, USA
Alexey Lastovetsky, University College Dublin, Ireland
Svetozar Margenov, IICT – Bulgarian Academy of Science, Bulgaria
Maria Martin, University of Coruna, Spain
Ioan Lucian Muntean, Technical University of Cluj Napoca, Romania
Jean-Marc Pierson, University of Toulouse, IRIT, France
Radu Prodan, University of Innsbruck, Austria
Doallo Ramón, University of Coruna, Spain
Thomas Rauber, University Bayreuth, Germany
Gudula Ruenger, Chemnitz University of Technology, Germany
Karolj Skala, Ruđer Bošković Institute, Croatia
Emil Slusanschi, University Politehnica of Bucharest, Romania
Domenico Talia, University of Calabria, Italy
Roman Trobec, Jozef Stefan Institute, Slovenia
Roman Wyrzykowski, Czestochowa University of Technology, Poland

Deadlines:
----------
Full paper submissions: 30 June 2015
Notifications: 30 July 2015
Registrations: 1 Sept 2015
Revised papers: 8 Sept 2015
Event: 23-24 Sept 2015
Publication in post-proceedings of SYNASC 2015: Jan 2016
Extended version of selected papers for SCPE: Feb 2016
Notifications: March 2016
Publication of selected papers in SCPE: April 2016

Submission system:
-----------------
Papers presenting original results are welcomed.
The papers selected according to their evaluation for presentations and publication
will be included in SYNASC proceedings, published by CPS (Conference Publishing Service).
The papers should have maximum 8 pages in CPS Format submitted
in the Easychair account of SYNASC workshops.
Details about the format is available on SYNASC 2015 pages.

Related Resources

REX-IO 2022   2nd Workshop on Re-envisioning Extreme-Scale I/O for Emerging Hybrid HPC Workloads @ IEEE Cluster 2022
SBAC-PAD 2022   The 34th IEEE International Symposium on Computer Architecture and High Performance Computing
MDA AI&PR 2023   18th International Conference on Mass Data Analysis of Images and Signals with Applications in Medicine, r/g/b Biotechnology, Food Industries and Dietetics, Biometry and Security,
ICBDB 2022   2022 4th International Conference on Big Data and Blockchain(ICBDB 2022)
MLDM 2023   18th International Conference on Machine Learning and Data Mining
SoCAV 2023   2023 International Symposium on Connected and Autonomous Vehicles (SoCAV 2023)
MDA AI&PR 2023   MDA AI&PR 2023 : 18th International Conference on Mass Data Analysis of Images and Signals with Applications in Medicine, r/g/b Biotechnology, Food Industries and Dietetics, Biomet
IEEE BigData 2022   2022 IEEE International Conference on Big Data
AMTE 2022   Asynchronous Many-Task systems for Exascale 2022
AIMLNET 2022   2nd International conference on AI, Machine Learning in Communications and Networks