posted by user: ndisp || 1653 views || tracked by 2 users: [display]

WCET 2015 : 15th International Workshop on Worst-Case Execution Time Analysis

FacebookTwitterLinkedInGoogle


Conference Series : Worst-Case Execution Time Analysis
 
Link: http://www.bsc.es/caos/WCET2015
 
When Jul 7, 2015 - Jul 7, 2015
Where Lund, Sweden
Submission Deadline Apr 24, 2015
Notification Due May 22, 2015
Final Version Due Jun 12, 2015
Categories    real-time systems   timing analysis
 

Call For Papers

15th International Workshop on
Worst-Case Execution Time Analysis

WCET 2015

July 7th, 2015
Lund, Sweden

http://www.bsc.es/caos/wcet2015

--------------------------------------------------------------------------------

CALL FOR PAPERS

--------------------------------------------------------------------------------

The 15th International Workshop on Worst-Case Execution time Analysis (WCET 2015)
is a satellite workshop of the 27th Euromicro Conference on Real-Time Systems
ECRTS 2015 (http://control.lth.se/ecrts2015/), the premier European venue for
presenting research into the broad area of real-time and embedded systems.

WCET 2015 is sponsored by TACLe (www.tacle.eu) European COST-Action, and the
FP7 Projects PROXIMA (www.proxima-project.eu) and P-SOCRATES (www.p-socrates.eu).
WCET 2015 is supported by the HiPEAC Network of Excellence (www.hipeac.net).

SCOPE

WCET workshop is the reference forum for academics, practitioners and industrials
in any aspect related to the timing analysis of computer systems. While in the past
timing analysis has been a topic mainly for real-time systems, recently it has
becoming crucial in other domains dealing with timing guarantees. This includes
among other mobile computing and high-performance computing. This edition of the
WCET workshop, besides papers targeting traditional WCET analysis, encourages
submissions focused on less rigorous and mature timing analysis techniques on complex
multicore and manycore heterogeneous, usually COTS, architectures. For such complex
architectures Execution Time Bound (ETB) estimates are derived rather than WCET
estimates in the strict sense. ETB estimates are intrinsically less reliable
than WCET estimates.

TOPICS

This workshop seeks original contributions on topics that include but
are not limited to:
- WCET/ETB analysis for multi- and many-core systems
- WCET/ETB analysis for multi-threaded applications
- WCET/ETB analysis for COTS processors
- Case studies, and industrial experience of WCET/ETB analysis
- Timing Analysis and safety standards
- Different approaches to WCET/ETB computation
- Probabilistic timing analysis
- Tools for WCET/ETB analysis
- Timing-predictable operating systems and processor designs
- Compiler-based optimization of worst-case timing
- Low-level timing analysis, modelling and analysis of processor features
- Flow analysis for WCET, loop bounds, infeasible paths
- Integration of timing analysis and schedulability analysis
- Integration of timing analysis in development processes
- Methods and benchmarks for timing analysis evaluation

Innovative, controversial statements or that present new approaches are specially sought.

--------------------------------------------------------------------------------

SUBMISSION INSTRUCTIONS

Research papers should present original research results not published or
submitted for publication in other forums. Authors of accepted papers agree
to attend the workshop and to present their work during the workshop.

Papers submitted for the WCET workshop must be written in English, must not
exceed 10 pages, should conform with the typesetting requirements specified
on the workshop's website (http://www.bsc.es/caos/wcet2015), and must be
submitted in PDF format using the WCET workshop paper submission website.
Author names, affiliations and self-references should not be anonymized.

--------------------------------------------------------------------------------

IMPORTANT DATES

Paper submission: April 24, 2015 (firm, no extension)
Notification of acceptance: May 22, 2015
Final paper submission: June 12, 2015
Workshop: July 7, 2015

--------------------------------------------------------------------------------

GENERAL CHAIR

Francisco J. Cazorla Barcelona Supercomputing Center and IIIA-CSIC, ES


PROGRAM COMMITTEE
- Benoît Triquet, Airbus
- Björn Lisper, Univ. College of Mälardalen
- Christine Rochange , IRIT
- Claire Maiza, Grenoble INP/Verimag
- Damien Hardy, IRISA
- Enrico Mezzetti, University of Padua
- Franck Wartel, Airbus
- Guillem Bernat, Rapita Systems
- Heiko Falk, University of Ulm
- Isabelle Puaut, IRISA
- Jaume Abella, BSC
- Luca Fossati, ESA
- Luis Miguel Pinho, CISTER
- Martin Schoeberl, Technical University of Denmark
- Peter Puschner, TU Wien
- Tullio Vardanega, University of Padua

Related Resources

EXPLORE 2017   EXPLORE 2017 @ AAMAS 2017: The 4th Workshop on Exploring Beyond the Worst Case in Computational Social Choice
ICCBR 2017   International Conference on Case-Based Reasoning
IMDA-CASE 2017   INTELLIGENT METHODS FOR DATA ANALYSIS AND COMPUTER AIDED SOFTWARE ENGINEERING
ASPMMI 2017   IEEE Access: Special Issue on Advanced Signal Processing Methods in Medical Imaging
SysTEX 2017   2nd Workshop on System Software for Trusted Execution
RTCSA 2017   The 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
VISAPP 2018   13th International Conference on Computer Vision Theory and Applications
IEEE - ICBDA 2018   2018 IEEE 3rd International Conference on Big Data Analysis (ICBDA 2018)--IEEE Xplore and Ei Compendex
RTSS 2017   Real Time Systems Symposium
IP&M SI 2017   IP&M Special Issue on Processing Social Media in Real-Time