posted by user: Busra || 7277 views || tracked by 29 users: [display]

JEDT 2015 : International Journal of Electronic Design and Test

FacebookTwitterLinkedInGoogle

Link: http://airccse.com/jedt/index.html
 
When N/A
Where N/A
Submission Deadline Jan 15, 2016
Notification Due Feb 15, 2016
Final Version Due Feb 23, 2016
Categories    design   electronics   circuits   testing
 

Call For Papers

International Journal of Electronic Design and Test ( JEDT )


Call for Papers


International Journal of Electronic Design and Test(JEDT) is a peer-reviewed, open access journal which invites original works describing the methods used to design and test electronic product hardware and supportive software. Authors from industry and academia are invited to submit their original unpublished research works on the topics listed below:


Topics of Interest :


  • IC/module design
  • Low-power design
  • Electronic design automation
  • Design/test verification
  • Fault modelling
  • Test generation
  • Fault simulation
  • Design of testability
  • Synthesis of testability
  • Built-in self-test
  • Test specifications
  • Formal verification of hardware
  • Simulation for verification
  • Design debugging
  • Testing of VLSI devices printed circuit boards, and electronic systems
  • Testing of analog and digital electronic circuits
  • Testing of microprocessors, memories and signal processing devices
  • SOC and SIP testing
  • Memory and FPGA test and repair
  • Delay testing
  • IDDQ test
  • Novel test methods
  • Effectiveness of test methods
  • Fault models and ATPG, and DPPM prediction
  • DFT for analog/mixed signal ICs and system-on-chip
  • DFT and BIST for digital and SoC

Paper Submission:


Authors are invited to submit papers for this journal through E-mail : jedtjournal@yahoo.com (or) jedtjournal@airccse.com.Submissions must be original and should not have been published previously or be under consideration for publication while being evaluated for this Journal.


Important Dates :



Submission Deadline:January 15, 2016
Authors Notification: February 15, 2016
Final Manuscript Due:February 23, 2016
Publication Date:Determined by the Editor-in-Chief

Related Journals :


Related Resources

DATE 2020   Design, Automation, and Test in Europe
ITE 2021   2nd International Conference on Integrating Technology in Education
VLSICS 2020   International Journal of VLSI design & Communication Systems
DATE 2021   Design, Automation and Test in Europe Conference
PARMA-DITAM 2021   PARMA-DITAM: 12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures & 10th Workshop on Design Tools and Architectures for Multi-Core
IJACEEE 2020   International Journal of Applied Control, Electrical and Electronics Engineering
ICCD 2020   IEEE International Conference on Computer Design
CYBI 2021   8th International Conference on Cybernetics & Informatics
VTS 2021   39th IEEE VLSI Test Symposium
ICDEPI-SCOPUS 2021   5th International Conference on Design Engineering and Product Innovation (ICDEPI 2021)