posted by user: bprs || 1046 views || tracked by 2 users: [display]

INA-OCMC 2015 : 9th International Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip


When Jan 19, 2015 - Jan 19, 2015
Where Amsterdam, The Netherlands
Submission Deadline Nov 14, 2014
Notification Due Nov 30, 2014
Final Version Due Dec 13, 2014
Categories    interconnection networks   switch, buffering, and routing   virtualization, sdn, openflow,   networks-on-chip

Call For Papers

9th International Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip

Associated with the
10th HiPEAC Conference on High Performance and Embedded Architecture and Compilers
19-21 January 2015, Amsterdam, The Netherlands

Scalable interconnect architectures form the fabric that unifies future complex computing
platforms. The interconnect architecture should be as high performance as the compute
nodes, thus enabling the expected exponential growth in system concurrency. The number
of nodes either on-chip or off-chip that need to communicate in modern embedded and HPC
systems is constantly increasing. This trend poses significant challenges to the
interconnection network designers that tackle a multidimensional problem involving
hardware and software components such as network interfaces, switches, and communication
library APIs. The INA-OCMC workshop focuses on the presentation of novel interconnect
architectures, optical and electrical, for embedded MPSoCs/CMPs, Cloud/Datacenter,
microservers and HPC systems.

To emphasize both the fundamental impact of silicon photonic technologies on future system
and interconnection network architectures and, conversely, the driving forces of practical
and economically viable system-level design, requirements and constraints on the underlying
technologies, this year the INA-OCMC and SiPhotonics Workshops will be held in a federated
fashion. We plan to organize joint keynote presentations and a panel discussion with experts
from both fields on topics of interest to both communities. This way, we intend to foster
the exchange of ideas and increase collaboration between these highly complementary workshops.
The paper submission and review processes will, however, still be run independently by each

We invite contributions of previously unpublished results on all aspects of emerging
interconnect architectures, including but not limited to:
- Multi-Chip interconnection networks, cluster interconnects
- Networks-on-Chip
- Communication architectures for 2,5 D and 3D stacked systems
- Asynchronous interconnect designs
- Interaction with memory hierarchy
- Switch, buffering, and routing architectures
- Flow control and congestion management in switching fabrics
- Architectures for QoS support
- Virtualization, SDN, OpenFlow, NFV
- Impact of the interconnect on application performance
- Topology exploration
- Reconfigurable/Programmable interconnect components
- Reliability, availability, fault tolerance
- Programming models for communication-centric systems


Submitted papers must represent original, previously unpublished, research that is not currently
under review for any other workshop, conference or journal. All manuscripts will be reviewed by
an international Program Committee and will be judged on correctness, originality, technical strength,
significance, quality of presentation, and interest and relevance to the workshop attendees. The
submission and review process will be handled electronically via EasyChair:

Papers must be in PDF format and should include title, authors and affiliations as well as the e-mail
address of the contact author. Papers must be formatted in accordance to the double-column IEEE format
pages, including figures and references. IEEE templates will be available on the website. Submissions
must be limited to 4 pages. Papers deviating significantly from the paper size and formatting rules
may be rejected without review.

* Submission deadline: November 14, 2014
* Author notification: November 30, 2014
* Camera-ready paper due: December 13, 2014


The proceedings of the workshop will be published by the IEEE Computer Society's Conference Publishing
Services (CPS). Conference proceedings will be indexed by the IEEE Xplore Digital Library.


Authors of accepted papers are expected to register for and present their papers at the workshop.
Registration will be handled via the HiPEAC Conference.


General Chair:
* Sören Sonntag (Intel, Germany)

Program Chairs:
* Mitch Gusat (IBM Research Zurich, Switzerland)
* Luca Ramini (University of Ferrara, Italy)

Steering Committee:
* José Duato (Technical University of Valencia, Spain)
* Manolis Katevenis (FORTH, Greece)
* Davide Bertozzi (University of Ferrara, Italy)
* Cyriel Minkenberg (IBM Research Zurich, Switzerland)

Publication Chair:
* Bogdan Prisacari (IBM Research Zurich, Switzerland)

Web Chair:
* Marco Balboni (University of Ferrara, Italy)

Related Resources

IJHPSA 2016   Special Issue on On-Chip Communication: Theory and Applications
HiPINEB 2017   The 3rd IEEE International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era
AAMAS 2017   International Conference on Autonomous Agents and Multiagent Systems
SASO 2016   IEEE International Conference on Self-Adaptive and Self-Organizing Systems
MIWAI 2016   The 10th Multi-disciplinary International Workshop on Artificial Intelligence
IEEE MCSoC 2016   IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip
PAAMS 2017   15th International Conference on Practical Applications of Agents and Multi-Agent Systems
IJMSA 2016   International Journal of Modelling, Simulation and Applications
ICINS 2016   2016 4th International Conference on Information and Network Security (ICINS 2016)--Ei Compendex