posted by system || 1722 views || tracked by 6 users: [display]

Nanoarch 2014 : IEEE/ACM International Symposium on Nanoscale Architectures


When Jul 15, 2014 - Jul 17, 2014
Where Paris, France
Submission Deadline Apr 10, 2014
Categories    design automation

Call For Papers

NANOARCH is the annual cross-disciplinary forum for the discussion of novel post-CMOS nanocomputing directions and emerging nanoscale CMOS. The symposium seeks papers on innovative ideas for solutions to the principal challenge facing integrated electronics in the 21st century - how to design, fabricate, and integrate nanosystems to overcome the fundamental limitations of CMOS. In particular, such systems could (1) contain unconventional nanodevices with unique capabilities, including directions beyond simple switches, (2) introduce new logic and memory concepts, (3) involve novel circuit styles, (4) introduce new concepts for computing, (5) reconfigure and/or mask faults at much higher rates than in CMOS, (6) involve new paradigms for manufacturing, and (7) rethink the methodologies and design tools involved.

This symposium includes several exciting sessions and opportunities for interaction. In addition to Regular papers presenting original techniques / directions, it invites the community to also submit Nanofabric Progress Updates giving a progress update of their nanofabrics directions to date across devices, circuits, architecture and manufacturability aspects - e.g. 2D/3D nanowire, magnonic, memristor, CNT, graphene, FinFETs, and QCA based directions.

In addition, Concept papers are invited from the broader nanotechnology community to highlight promising nanomaterial, nanodevice, nanomanufacturing, and integration ideas with application potential in nanoscale architectures.

Example topics (both theoretical and experimental) of interest include (but are not limited to):

Novel nanodevices and manufacturing/integration ideas with a focus on nanoarchitectures
Nanoelectronic circuits, nanofabrics, computing paradigms and nanoarchitectures
2D/3D/hybrid nanodevice integration and manufacturing, with variability, defect and fault tolerance
Nanodevice and nanocircuit models, methodologies and computer aided design tools
Fundamental limits of computing at the nanoscale

Authors are invited to submit papers of 6 pages in length for the Regular, nano CMOS, Reliability, Nanofabrics Progress Updates, and 2 pages in length for Concept Sessions. We sincerely hope you can participate in NANOARCH 2014. Should you have any questions, please contact us using the links to the left.

Related Resources

ICA3PP 2016   The 16th International Conference on Algorithms and Architectures for Parallel Processing
CSEIJ 2016   Computer Science & Engineering: An International Journal
HiPEAC 2017   International Conference on High-Performance Embedded Architectures and Compilers
ICDES 2017   2017 Second International Conference on Design Engineering and Science (ICDES 2017)--EI&Scopus
ANCS 2017   The 13th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
JIDPS 2016   EI&JA--Journal of Integrated Design & Process Science—Call for papers
PDP 2017   The 25th Euromicro International Conference on Parallel, Distributed and Network-Based Processing
ISM 2016   IEEE International Symposium on Multimedia
CAAM - Special Issue 2016   Special Issue on Cognitive Architectures for Artificial Minds - Cognitive Systems Research
SS-FN-IEEE Access Journal 2017   IEEE Access Special Section on Future Networks: Architectures, Protocols, and Applications