posted by system || 3585 views || tracked by 12 users: [display]

ASP-DAC 2009 : 14th Asia and South Pacific Design Automation Conference


Conference Series : Asia and South Pacific Design Automation Conference
When Jan 19, 2009 - Jan 22, 2009
Where Yokohama, Japan
Submission Deadline Jul 14, 2008
Notification Due Sep 26, 2008
Categories    design automation

Call For Papers

ASP-DAC 2009 is the fourteenth annual international conference on VLSI design automation in Asia and South Pacific region, one of the most active regions of design and fabrication of silicon chips in the world. The conference aims at providing the Asian and South Pacific CAD/DA and Design community with opportunities of presenting recent advances and with forums for future directions in technologies related to Electronic Design Automation (EDA). The format of the meeting intends to cultivate and promote an instructive and productive interchange of ideas among EDA researchers/developers and system/circuit/device designers. All scientists, engineers, and students who are interested in theoretical and practical aspects of VLSI design and design automation are welcome to ASP-DAC.
Areas of Interest

Original papers on, but not limited to, the following areas are invited.

[1] System-Level Design Methodology :
System modeling, specification, language, design methodology, performance analysis, hardware-software co-design/co-simulation/co-verification, HW-SW interface synthesis, IP/platform-based design, etc.
[2] System Architecture and Optimization:
System-on-Chip and multi-processor SoC (MPSoC) architecture design, low power system design, network on chip, system communication architecture, memory architecture, application-specific instruction-set processor (ASIP) synthesis, virtual platforms, etc.
[3] Embedded and Real-Time Systems:
Embedded system design, real-time system design, OS, middleware, compilation techniques, memory/cache optimization, interfacing and software issues.
[4] High-Level/Behavioral/Logic Synthesis and Optimization:
High-Level/behavioral/RTL synthesis, technology-independent optimization, technology mapping, interaction between logic design and layout, sequential and asynchronous logic synthesis, resource scheduling, allocation, and synthesis.
[5] Validation and Verification for Behavioral/Logic Design:
Logic simulation, symbolic simulation, formal verification, equivalence checking, transaction-level/RTL and gate-level modeling and validation, assertion-based verification, coverage-analysis, constrained-random testbench generation.
[6] Physical Design (Routing):
Routing, repeater issues, interconnect optimization, interconnect planning, module generation, layout verification, post-placement layout and optimization, clock network design.
[7] Physical Design (Placement):
Placement, floorplanning, partitioning, hierarchical design, interaction between physical design and logic synthesis.
[8] Timing, Power, Thermal Analysis and Optimization:
Deterministic and statistical static timing analysis, statistical performance analysis and optimization, low power design, power and leakage analysis, power/ground and package analysis and optimization, thermal analysis, etc.
[9] Signal/power Integrity, Interconnect/Device/Circuit Modeling and Simulation:
Signal/power integrity, clock and bus analysis, interconnect and substrate modeling/extraction, package modeling, device modeling/simulation, circuit simulation, high-frequency and electromagnetic simulation of circuits, etc.
[10] Design for Manufacturability/Yield and Statistical Design:
DFM, DFY, CAD support for OPC and RET, variability analysis, yield analysis and optimization, reliability analysis, design for resilience and robustness, cell library design, design fabrics, etc..
[11] Test and Design for Testability:
Testable design, fault modeling, ATPG, BIST and DFT, memory test and repair, core and system test, delay test, analog and mixed signal test.
[12] Analog, RF and Mixed Signal Design and CAD:
Analog/RF synthesis, analog layout, verification and simulation techniques, noise analysis, mixed-signal design considerations.
[13] Emerging technologies and applications:
(i) System-level design case studies for emerging applications: multimedia, consumer electronics, communication, networking, ubiquitous computing, biomedical applications, etc.
(ii) Post CMOS technologies: nanotechnology, quantum, optical interconnect, 3D integration, probabilistic architecture, microfluidics, molecular, bioelectronics, etc., with emphasis on modeling, analysis, novel circuit/architecture, CAD tools, and design methodologies.

Submission of Papers

Deadline for submission: 6 am TST (GMT +08:00), July 14 (Mon), 2008
Notification of accpetance: September 26 (Fri), 2008
Deadline for final version: 6 am TST (GMT +08:00), November 17 (Mon), 2008

Related Resources

IWoDA 2020   2020 2nd International Workshop on Design Automation (IWoDA 2020)
SCOPUS-APMIE 2020   2020 Asia-Pacific Conference on Mechanical and Industrial Engineering (APMIE 2020)
IWoDA 2020   2020 2nd International Workshop on Design Automation (IWoDA 2020)
EI/SCOPUS-APMIE 2020   2020 Asia-Pacific Conference on Mechanical and Industrial Engineering (APMIE 2020)
ISNCA 2020   2020 International Symposium on Neural Computing and Applications (ISNCA 2020)
DAC 2020   Design Automation Conference
SRF@ASP-DAC 2020   SIGDA Student Research Forum at ASP-DAC 2020
SAMDE 2020   2020 2nd International Symposium on Automation, Mechanical and Design Engineering (SAMDE 2020)
Scopus-ICMEAS 2020   6th International Conference on Mechanical Engineering and Automation Science (ICMEAS 2020)
IEEE--ACIRS--Ei and Scopus 2020   IEEE--2020 5th Asia-Pacific Conference on Intelligent Robot Systems (ACIRS 2020)--EI Compendex, Scopus