posted by user: mpstew || 1571 views || tracked by 4 users: [display]

DRNoC 2012 : International Workshop on Dynamic Reconfigurable Network-on-Chip

FacebookTwitterLinkedInGoogle

Link: http://hpcs2012.cisedu.info/2-conference/workshops/workshop-20-drnoc
 
When Jul 2, 2012 - Jul 6, 2012
Where Madrid, Spain
Abstract Registration Due Feb 22, 2012
Submission Deadline Feb 28, 2012
Notification Due Mar 21, 2012
Final Version Due Apr 11, 2012
Categories    algorithms   ener4gy   analysis
 

Call For Papers

-as part of the International Conference on High Performance Computing & Simulation


SCOPE AND OBJECTIVES
*
Emerging SoCs (System-on-Chip), such as those for mobile systems, are typically battery-powered systems and have to support a wide range of streaming applications such as video and audio. Network-on-chip (NoC) has been recently proposed for SoC applications design to achieve better performance and lower energy consumption when compared to conventional on-chip bus architectures.

Several approaches have been proposed to deal with NoC and can be classified into two main categories, design-time approaches and run-time approaches. Design-time approaches are generally tailored an application domain or a specific application by providing an application- specific NoC. All parameters, such as the on-chip interconnect architecture
(i.e., topology), routing, and switching schemes, are defined at design time. However, NoC should be scalable and adaptive to support various applications by selecting the most suitable parameters based on the requirements of the current application and system conditions.

Recently, there has been a great deal of interest in the development of run-time approaches for reconfigurable NoC. These approaches provide techniques that allow NoC to autonomously adapt its structure and their behavior during the course of their operation (i.e., in runtime). For example, the number of VCs (virtual channels) and the buffer size per VC can be dynamically adjusted based on the traffic load and network status.

DRNoCÂ’12 workshop is intended to serve as a forum and bring together the researchers and engineers in both academia and industry to exchange ideas, share experiences, and report original works about all aspects of dynamic reconfigurable NoC. It will cover current and new approaches and relevant activities in the design, analysis, and evaluation of techniques for dynamic reconfigurable NoC.

Related Resources

IEEE SSCI 2021   2021 IEEE Symposium Series on Computational Intelligence
CSEIT 2021   8th International Conference on Computer Science, Engineering and Information Technology
ARC 2021   Applied Reconfigurable Computing
DTMN 2021   7th International Conference on Data Mining
DSD 2021   Euromicro Conference on Digital System Design (DSD) 2021
CSEA 2021   7th International Conference on Computer Science, Engineering and Applications
HEART 2021   11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies
CLSB 2021   2nd International Conference on Cloud Computing, Security and Blockchain
ICNP 2021   International Conference on Network Protocols
SCAI 2021   10th International Conference on Soft Computing, Artificial Intelligence and Applications