posted by system || 2233 views || tracked by 1 users: [display]

SELSE 2012 : IEEE Workshop on Silicon Errors in Logic - System Effects


When Mar 27, 2012 - Mar 28, 2012
Where Urbana-Champagne, USA
Submission Deadline TBD

Call For Papers

The growing complexity and shrinking geometries of modern device technologies are making high-density, low-voltage devices increasingly susceptible to influences from electrical noise, process variation, and natural radiation interference. System-level effects of these errors can be far reaching. Growing concern about intermittent errors, unstable storage cells, and the effects of aging are influencing system design. This workshop provides a forum for discussing current
research and practice in system-level error management. Participants from industry and academia explore both current technologies and future research direction (including nanotechnology). We are interested in soliciting papers that cover system-level effects of errors from a variety of perspectives: architectural, logical and circuit-level, and semiconductor processes. Case studies are also solicited.

Key areas of interest are (but not limited to):
• Technology trends and the impact on error rates.
• New error mitigation techniques.
• Characterizing the overhead and design complexity of error mitigation techniques.
• Case studies describing the engineering tradeoffs necessary to decide what mitigation
technique to apply.
• Experimental data.
• System-level models: derating factors and validation of error models.
• Error handling protocols (higher-level protocols for robust system design).

Authors may submit extended abstracts for paper presentation, poster presentation, or either format. The extended abstracts for accepted posters are included in the workshop proceedings. Authors are requested to submit their extended abstracts for review before December 22, 2011. Additional information and guidelines for submission are available at Submissions should be PDF or Microsoft Word files that do not exceed four printed pages. Customary terms for copyright agreement and non-confidentiality will apply. Authors will be notified of paper outcome by February 17, 2012. Camera-ready formatted papers, up to six pages in length, are due on March 15, 2012.

Related Resources

SELSE 2022   Silicon Errors in Logic - System Effects
ACM--ICISDM--Ei and Scopus 2022   ACM--2022 6th International Conference on Information System and Data Mining (ICISDM 2022)--EI Compendex, Scopus
ICISDM--ACM, Ei and Scopus 2022   ACM--2022 6th International Conference on Information System and Data Mining (ICISDM 2022)--EI Compendex, Scopus
IEEE--AEES--Ei Compendex, Scopus 2022   IEEE--2022 The 3rd International Conference on Advanced Electrical and Energy Systems (AEES 2022)--Ei Compendex, Scopus
IEEE WCCI 2022   IEEE World Congress on Computational Intelligence
ASE 2022   37th IEEE/ACM International Conference on Automated Software Engineering
Computer SI on SE4RAI 2023   IEEE Computer - Special Issue on Software Engineering for Responsible AI
IEEE SSCI 2023   2023 IEEE Symposium Series on Computational Intelligence
IEEE SSCI 2022   2022 IEEE Symposium Series on Computational Intelligence
IEEE SMC 2022   2022 IEEE International Conference on Systems, Man, and Cybernetics