posted by organizer: JLorandel || 1362 views || tracked by 2 users: [display]

DASIP 2025 : Workshop on Design and Architectures for Signal and Image Processing

FacebookTwitterLinkedInGoogle

Link: https://dasip25ws.github.io/
 
When Jan 20, 2025 - Jan 22, 2025
Where Barcelona
Submission Deadline Nov 4, 2024
Notification Due Nov 25, 2024
Final Version Due Dec 2, 2024
Categories    design   architecture   signal processing   image processing
 

Call For Papers

The Workshop on Design and Architectures for Signal and Image Processing (DASIP) provides an inspiring international forum for the latest innovations and developments in the field of leading signal, image and video processing and machine learning in custom embedded, edge and cloud computing architectures and systems. The workshop program will include keynote speeches and contributed paper sessions. The 18th edition will be held in conjunction with the 20th HiPEAC Conference in Barcelona, Spain, January 20-22, 2025.

Submission Guidelines:
Authors should submit their full papers (up to 12 pages) and/or short papers (up to 6 pages, intended for work- in-progress with promising results and/or students at the early stages of their research) in the single-column Springer LNCS format in PDF through the Easy Chair system.
Submitted papers are required to describe original unpublished work and must not be under consideration for publication elsewhere. Submissions must be fully anonymous, but authors should not hide previous work, instead, they need to make self-references in the third person. More details on submission requirements, templates and submission instructions are provided on the DASIP website.
Each submission will receive at least three independent double blind reviews from the members of our scientific committee. Authors are encouraged to take the reviewers’ comments into account when they prepare the final versions of their papers and present the research during the workshop prior to its publication. The conference proceedings will be published in the Springer LNCS Series, on the Springer Link website. Paper and keynote presentation slides and tutorial documents will be made available to workshop attendees after the workshop (subject to confidentiality issues).

Selected papers of DASIP'2024 and DASIP'2025 would have the opportunity to submit an extended version of their work to Elsevier's Journal of System Architecture (JSA).

IMPORTANT DATES (ALL 23:59 A.O.E)
● Paper submission deadline (Extended): October 14th, 2024 =) November 4th, 2024
● Notification of acceptance: November 25th, 2024
● Camera ready papers: December 2nd, 2024
● Workshop: January 20-22, 2025

LIST OF TOPICS
Prospective authors are invited to submit manuscripts on topics including, but not limited to:

Custom embedded, edge and cloud architectures and systems:
● Machine learning and deep learning architectures for inference and training
● Systems for autonomous vehicles : cars, drones, ships and space applications
● Image processing and compression architectures
● Smart cameras, security systems, behaviour recognition
● Edge and cloud processing: special routing, configurable co-processors and low energy considerations
● Real-time cryptography, secure computing, financial and personal data processing
● Computer arithmetic, approximate computing, probabilistic computing, nanocomputing, bio- inspired computing
● Biological data collection and analysis, bioinformatics
● Personal digital assistants, natural language processing, wearable computing and implantable devices
● Global navigation satellite and inertial navigation systems

Design Methods and Tools:
● Design verification and fault tolerance
● Embedded system security and security
validation
● System-level design and hardware/software
co-design
● High-level synthesis, logic synthesis,
communication synthesis
● Embedded real-time systems and real-time
operating systems
● Rapid system prototyping, performance
analysis and estimation
● Formal models, transformations, algorithm
transformations and metrics

Development Platforms, Architectures and Technologies:
● Embedded platforms for multimedia and telecommunication
● Many-core and multi-processor systems, SoCs, and NoCs
● Reconfigurable ASIPs, FPGAs, and dynamically reconfigurable systems
● Memory system and cache management
● Asynchronous (self-timed) circuits and analog
and mixed-signal circuits


Related Resources

ICISIP 2025   The 12th IIAE International Conference on Intelligent Systems and Image Processing 2025
IEEE-Ei/Scopus-SGGEA 2024   2024 Asia Conference on Smart Grid, Green Energy and Applications (SGGEA 2024) -EI Compendex
SPML--EI 2025   2025 8th International Conference on Signal Processing and Machine Learning (SPML 2025)
DPPR 2024   14th International Conference on Digital Image Processing and Pattern Recognition
ICISPC 2025   2025 Ninth International Conference on Imaging, Signal Processing and Communications (ICISPC 2025)
Ei/Scopus-ACAI 2024   2024 7th International Conference on Algorithms, Computing and Artificial Intelligence(ACAI 2024)
ICSIP 2025   IEEE--2025 10th International Conference on Signal and Image Processing (ICSIP 2025)
BDAB 2025   6th International Conference on Big Data and Blockchain
IEEE ICSIP 2025   IEEE--2025 10th International Conference on Signal and Image Processing (ICSIP 2025)
ICGSP 2025   2025 The 9th International Conference on Graphics and Signal Processing (ICGSP 2025)