posted by user: softayoub || 6315 views || tracked by 23 users: [display]

WICT-SS on VLSI and Embedded 2011 : Special session on: “On-Chip Communications in VLSI and Embedded Systems”


When Dec 11, 2011 - Dec 14, 2011
Where Mumbai
Submission Deadline Sep 20, 2011
Notification Due Oct 15, 2011
Final Version Due Oct 31, 2011
Categories    VLSI   embedded   network-on-chip   SOC

Call For Papers

Special session on: “On-Chip Communications in VLSI and Embedded Systems”

On-Chip is an emerging communication paradigm for large VLSI systems implemented on a single silicon chip. This uses as a new approach to design complex System-on-a-chip (SoCs). The NoC-based systems can accommodate multiple complex (heterogeneous) SoC designs. In any on-Chip communications system, cores such as processor, memories, and customized IP blocks exchange data using a computer network protocol and physical infrastructure of on-chip networks. This special session addresses all aspects related to concepts, implementations and applications of on-chip communications as well as related EDA tools and on-Chip communication simulators. Nonetheless, its focus is on advanced issues and interdisciplinary topics like system control, design flow, application studies and the outlook on future developments in on-chip communications design.

Papers on any of the following and related topics will be considered for the special session:

Scope and Interest

• Power Analysis and Low Power Design
• Physical Design Issues
• CMOS VLSI Design
• Multicore Architecture
• DFT and Test, Verification
• Embedded System Design issues
• Hardware-Software Codesign Issues
• Emerging topology and router architecture for on-Chip communications
• Routing algorithm and micro architecture
• Switching and Control flow techniques
• QoS Parameters in on-Chip communications
• Memory Architecture for NoC
• Power and Energy issues
• On-Chip communication simulators
• Clockless architectures and asynchronous communication techniques
• Reliability issues in on-Chip communications
• Emerging technologies for on-Chip communications (Optics, Nanowires etc)
• On-Chip communication case studies

Paper Submission
All instructions and templates for submission can be found in the WICT'11 web site Please select the appropriate track (special session) for submission. Please contact session organizers in case of any problem.
Inquiries and submissions can also be forwarded electronically (Word document) to:
Special Session Organizers
Centre for Development of Advanced Computing(C-DAC)
Ministry of Communications and IT, Government of India
B-30, Sector 62, NOIDA, INDIA

Department of Electrical Engineering
Jamia Millia Islamia (A central Government University)
New Delhi-25, INDIA

Computer Science Department, Faculty of Science, Helwan University, Egypt
Machine Intelligence Research Labs (MIR Labs), USA
Editor-in-Chief, International Journal of Sensor Networks and Data Communications

Machine Intelligence Research Labs (MIR Labs), EU

Important Dates
Paper submission Deadline: 20.09.2011
Acceptance notification: 15.10.2011
Camera ready: 31.10.2011
Conference date: 11-14, December,2011

Related Resources

SPTM 2021   9th International Conference of Security, Privacy and Trust Management
IEEE 14th MCSoC 2021   14th IEEE International Symposium on Embedded Multicore/Manycore (MCSoC 2021)
SVC 2021   2nd International Conference on Signal Processing, VLSI Design & Communication Systems
EMSOFT 2021   International Conference on Embedded Software
COOL Chips 24   IEEE Symposium on Low-Power and High-Speed Chips and Systems
CYBI 2021   8th International Conference on Cybernetics & Informatics
CEC-RIAEC 2021   IEEE CEC-SS Real-World and Industry Applications of Evolutionary Computation
VLSICS 2021   International Journal of VLSI design & Communication Systems
KES 2021   KES2021: Decision support systems, forecasting, classification - invited session IS14
PARMA-DITAM 2021   PARMA-DITAM: 12th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures & 10th Workshop on Design Tools and Architectures for Multi-Core