posted by user: xgeorgio || 3200 views || tracked by 7 users: [display]

HLDVT 2011 : IEEE International High Level Design Validation and Test Workshop


Conference Series : High Level Design Validation and Test
When Nov 9, 2011 - Nov 11, 2011
Where Napa Valley, USA
Submission Deadline Jun 10, 2011
Notification Due Aug 10, 2011
Final Version Due Sep 9, 2011

Call For Papers

The sixteenth annual workshop HLDVT 2011 aims to bring together a community of researchers in the areas of design, validation, and test. The workshop addresses the integration of multiple functions on-chip at higher levels of design abstraction, and the techniques and methodologies for modeling, analyzing, and validating such systems. In particular, the workshop has become a unique forum for researchers and practitioners to discuss the practical issues associated with validation of extremely large designs. Topics of interest include, but are not limited to:

• Simulation-Based Validation • Formal Verification and Hybrid Methods • Design Abstraction & Behavioral Modeling • Error Trace Interpretation and Debugging • On-Chip and Core-Based Testing • Test Generation for Defects, Design Errors, and Delay • Hardware/Software and Mixed-signal System Co-Validation • Emulation and Prototyping • Post-silicon Validation and Debug

Paper Submission: The Program Committee invites authors to submit papers not to exceed 8 pages (IEEE two-column conference format with 10pt minimum font size) describing original and unpublished work. Panels and special session proposals are also invited. All submissions must be made electronically in PDF format using the paper submission webpage: . Please ensure that all the required contact details are entered during online submission.

Paper Publication and Presenter Registration: The submission of a paper or panel proposal will be considered as evidence that upon acceptance, the author(s) will present their paper. For the papers to appear in the program and proceedings, required is at least one full workshop registration by an author before the submis- sion of camera-ready version. IEEE reserves the right to exclude a paper from distribution (e.g., removal from IEEE Xplore) if the paper is not presented at the workshop.

Submission deadline: June 10, 2011 Acceptance Notification: August 10, 2011 Final manuscript: September 9, 2011

Questions regarding paper submissions and the program may be ad- dressed to the program chair: Sandeep Shukla, Other questions may be addressed to the general chair: Zeljko Zilic, Additional pertinent information will be made available at .

Journal Special Section: The best papers on validation of multicore systems will be considered for inclusion in a special section of IEEE Design and Test of Com- puters, to be published in May 2011.

HLDVT 2011 is sponsored by the IEEE Computer Society Test Technology Tech- nical Council and the IEEE CS Design Automation Technical Committee.

Related Resources

HLDVT 2017   19th IEEE International High-Level Design Validation and Test Workshop 2017
ASYNC 2018   24st IEEE International Symposium on Asynchronous Circuits and Systems
VST 2018   2nd International Workshop on Validation, Analysis and Evolution of Software Tests
PAPP@SAC 2018   Practical Aspects of High-Level Parallel Programming, track of the 33st ACM/SIGAPP Symposium On Applied Computing
DATE 2017   Design, Automation, and Test in Europe
ICST 2017   IEEE International Conference on Software Testing, Verification and Validation (ICST) 2017
HPDC 2018   The 27th International ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC'18)
ICST 2018   The 11th IEEE International Conference on Software Testing, Verification, and Validation (ICST 2018)
ISC HPC 2018   ISC High Performance 2018
OSDI 2018   13th USENIX Symposium on Operating Systems Design and Implementation