posted by user: brandstaetter || 7230 views || tracked by 14 users: [display]

HipHaC 2011 : Second International Workshop on New Frontiers in High-performance and Hardware-aware Computing

FacebookTwitterLinkedInGoogle

Link: http://capp.itec.uka.de/capp/conferences/hiphac11/
 
When Feb 13, 2011 - Feb 13, 2011
Where San Antonio, Texas, USA
Submission Deadline Nov 28, 2010
Notification Due Dec 19, 2010
Final Version Due Jan 14, 2011
Categories    high performance computing
 

Call For Papers

Workshop theme: Heterogeneity and reconfigurability in computer systems are growing. Multi- and manycore-based systems are complemented by coprocessors, accelerators, and reconfigurable units providing huge computational power. However, applications of scientific interest (e.g. in high-performance computing and numerical simulation) are not yet ready to exploit the available high computing potential. Different programming models, non-adjusted interfaces, and bandwidth bottlenecks complicate holistic programming approaches for heterogeneous architectures. In modern microprocessors, hierarchical memory layouts and complex logics obscure predictability of memory transfers or performance estimations.

This workshop aims at combining new aspects of parallel, heterogeneous, and reconfigurable microprocessor technologies with concepts of high-performance computing and, particularly, numerical solution methods. Compute- and memory-intensive applications can only benefit from the full hardware potential if all features on all levels are taken into account in a holistic approach.

Topics of interest for workshop submissions include (but are not limited to):

* Emerging hardware architectures
(multi-/manycores, GPUs, FPGAs, ...)
* High-performance heterogeneous, adaptive, and reconfigurable computing
* Parallelization strategies in hybrid and hierarchical setups
* Hardware-aware computing and code optimization strategies
* Virtualization and software layers for heterogeneous and reconfigurable platforms freeing programmers from dedicated hardware knowledge
* Architecture- and memory-aware approaches for parallel numerical applications, implementation, and algorithm design
* Programming models, compiler techniques, and code optimization strategies for parallel systems
* Autotuning concepts and run-time adaptivity
* Practice and experience of multi-/manycore programming and application aspects
* Performance evaluation of scientific applications on emerging hardware
* Tools for design, programming, and optimization

Submission guidelines: You are invited to submit papers not exceeding 8 double-column IEEE formatted pages (including up to 6 keywords and an abstract of no more than 350 words), describing original, unpublished recent work related to the workshop theme. Submissions must be in PDF format and handed in via EasyChair. If you wish a blind review to be performed, do not include the author's name and affiliation in the paper.

Papers will be published in printed form via KIT Scientific Publishing.

Related Resources

DL Frontiers in NLP 2026   Deep Learning Frontiers in Natural Language Processing (DL Frontiers in NLP) at IEEE ISSATK 2026
ASPIC 2026   2026 International Conference on Algorithms, Signal Processing and Intelligent Control
New Italians 2026   New Italians - Italian / Postcolonial Studies
SBAC-PAD 2026   39th IEEE/SBC International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2026)
Identity-Aware 2026   Ethical and Technical Challenges for Identity-Aware NLP Workshop at LREC 2026
CSACN 2026   2026 International Conference on Communication System and Communication Network-EI/Scopus
ICAICP 2026   2026 International Conference on Artificial Intelligence and Computing Power-EI/Scopus
ACM HP3C 2026   ACM--2026 10th International Conference on High Performance Compilation, Computing and Communications (HP3C 2026)
ICPAM 2026   2026 15th International Conference on Pure and Applied Mathematics (ICPAM 2026)
EDiS 2026   The 5th IEEE International Conference on Embedded & Distributed Systems