| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
All CFPs on WikiCFP | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Present CFP : 2023 | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
New, Hard deadline announced! SBCCI is an international forum dedicated to integrated circuits and systems design, test, and electronic design automation (EDA), held annually in Brazil. The 36th SBCCI will take place in Rio de Janeiro, Brazil, and is part of the Chip-in-Rio events. The goal of the Symposium is to bring together researchers in the areas of EDA, design and test of integrated circuits and systems. The program of this Symposium comprises technical sessions, tutorials, and panels, as well as an exhibition and working group meetings. The proceedings are published by IEEE Xplore and the ACM digital libraries. The best papers presented at the symposium are invited to resubmit an extended version to be considered for publication at the IEEE Design & Test of Computers magazine or at the Springer Nature Analog Integrated Circuits and Signal Processing (ALOG). Information about paper submission is available at the conference webpage. The areas of interest include:
• Hardware-software co-design and co-verification • System level modeling and synthesis • High-level and logic synthesis • Physical design of ICs and systems • EDA - electronic design automation • Testability issues, design for test techniques • Design and modeling languages and applications • Analog, digital, and mixed signal design • Embedded systems and cyber-physical systems design • System-on-chip, IP reuse and platform-based design • Low power tools and design techniques • Verification, simulation, emulation, and prototyping techniques • Reconfigurable architectures and novel applications of FPGAs • Nanoelectronics, nanoarchitectures and nanocomputing | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|