PATMOS: Power and Timing Modeling, Optimization and Simulation

FacebookTwitterLinkedInGoogle

 

Past:   Proceedings on DBLP

Future:  Post a CFP for 2014 or later   |   Invite the Organizers Email

 
 

All CFPs on WikiCFP

Event When Where Deadline
PATMOS 2013 23rd International Conference on Power and Timing Optimization and Simulation
Sep 9, 2013 - Sep 11, 2013 Karlsruhe, Germany May 31, 2013
PATMOS 2012 The International Workshop on Power and Timing Modeling, Optimization and Simulation
Sep 4, 2012 - Sep 6, 2012 Newcastle upon Tyne, UK May 18, 2012
PATMOS 2011 International Workshop on Power And Timing Modeling, Optimization and Simulation
Sep 26, 2011 - Sep 29, 2011 Madrid, Spain May 15, 2011
PATMOS 2008 International Workshop on Power and Timing Modeling, Optimization and Simulation
Sep 10, 2008 - Sep 12, 2008 Lisbon, Portugal Mar 10, 2008
 
 

Present CFP : 2013

PATMOS 2013
23rd International Conference on Power and Timing Optimization and Simulation
Karlsruhe, Germany,
September 9 - 11, 2013

http://www.itiv.kit.edu/patmos-vari2013/

Call for Paper

co-located with VARI 2013, the 4th European Workshop on CMOS Variability.


About PATMOS

PATMOS is the premier event covering all aspects of power-efficient circuits, microchips, computers and ICT infrastructures. PATMOS allows attendees to benefit from a wide range of topics covering research & development power-efficient methods of designing and running computing and sommunication architectures, subsystems, systems and infrastructures, also including heterogeneous systems.

Meanwhile, power-efficiency has become extremely important for many more areas far beyond the microchip and processor design. Energy-efficient ICT (Information and Communication Technology) infrastructures have become a critical economic factor. Already now, not only for data centers and extreme-scale supercomputers electricity consumption is often the largest cost factor. It has been predicted that during next decade, the electricity cost of running ourICT infrastructures will become unaffordable through growing by substantially more than an order of magnitude, if current trends continue.

The progress of traditional power efficiency R&D is by far too slow to break these current trends. We must discuss, how to extend our R&D landscape to detect and remove performance-efficiency barriers also by across layer approaches at and between abstraction layers and paradigm domains.

Topics of Interest

Authors are invited to submit manuscripts of original unpublished research. This year a focus is on power-efficiency. The topics of interest include, but are not limited to:

Reliability and Technology Variations
• Modeling and simulation in the presence of variability
• Variation-aware circuit design
• Reliability issues in nanoscale circuits
• Soft errors and radiation hardening
• Methods and Architectures for fault dependability
• Resilient hardware/software architectures
• Design for self adaptive circuits and systems
• Sensors for power, variability, temperature, and aging

Low Power and Thermal-aware Design
• Design techniques for thermal-aware and low power circuits and systems
• Power/thermal-aware synthesis and floorplanning
• Policies for power and thermal optimization
• Power/Thermal Estimation and Optimization
• Power/Thermal-aware architectures
• Hardware-software interaction for power/temperature minimization
• Energy-harvesting
• Low Power Systems: wireless sensor networks, mobile computing

Compilers, operating systems and runtime systems
• Power efficiency through parallelizing compilers or parallel programming
• Concepts for programming novel multi-core architectures
• Real-time system compilers, operating systems and run-time systems

FPGAs and GPU-based accelerators
• Novel accelerator-based architectures and architectural features
• High-Level Abstractions and CAD tools for using accelerators
• Neuro-Inspired Accelerators for Computing
• Customized processor instruction sets
• Compilers optimizing for dynamically reconfigurable processor arrays (DRPAs)
• Case studies and challenges on DRPAs and accelerators

Power-efficient High-performance ICT and Data Centers
• Supercomputing: compilers, operating systems, run time systems
• Hardware-software interaction for low power high-performance
• Modeling and analysis of energy costs for ICT subsystems and infrastructures
• Power analysis for data centers, supercomputers, communication networks
• Cross layer approaches and new paradigms for power efficiency in ICT
• Power-efficient I/O interfaces and NoC design
• Low power high performance in extreme scale supercomputing
• Heterogeneous HPC by new storage technologies
• Case studies: test cases, or design study challenges on data stations or supercomputers

Application-specific power efficiency by algorithmic and analytic efforts
• Banking, financial modeling and financial database acceleration
• Social networks, games, entertainment, ambient intelligence, ubiquitous and wearable computing
• Bioinformatics, bio-inspired, medical, and genetics systems and life sciences
• Physics and astronomy, weather prediction, oil and gas exploration, and more
• Security systems, cryptography, object recognition and tracking, global navigation satellite systems
• Audio/video, imaging, smart cameras, PDAs, smart image sensors, Reconfigurable Video Coding (RVC), etc.

Aerospace, avionics, automotive and railway, and many other application areas
Case studies
• ICT, wireless sensor networks, wireless health, green computing, ultra low-power embedded systems, displays
• Examples, studies or challenges presenting innovative solutions for thermal and power efficiency
• Studies and experiences in using Azido
• Studies about power efficiency in extreme scale supercomputing projects
• Studies on energy efficiency by paradigm shift, by heterogeneous solutions or new storage technologies

• Case Studies on power efficiency of data stations

New directions in CS Education
• Roadmap of reconfigurable computing: compiled accelerators, ASICs and ASIPs
• New concepts in teaching, in tutorials, novel curricula and laboratories
• Industry and academic collaborative programs
• Design techniques for thermal and low power circuits and systems at all levels of abstraction
 

Related Resources

ICONIP 2016   The 23rd International Conference on Neural Information Processing
ICML 2017   34rd International Conference on Machine Learning
HiPC 2016   23rd IEEE International Conference on High Performance Computing, Data, and Analytics
IJE 2016   International Journal of Education
CGO 2017   International Symposium on Code Generation and Optimization
ISMIS 2017   23rd International Symposium on Methodologies for Intelligent Systems
IEEE ICECCT 2017   2017 IEEE International Conference on Electrical, Computer and Communication Technologies
EPE 2016   2016 International Conference and Exposition on Electrical and Power Engineering
iThings 2016   The 9th IEEE International Conference on Internet of Things
ACM CCS 2016   23rd ACM Conference on Computer and Communications Security